Abstract

The implementation of residue number system reverse converters based on well-known regular and modular parallel prefix adders is analyzed. The VLSI implementation results show a significant delay reduction and area × time^2 improvements, all this at the cost of higher power consumption, which is the main reason preventing the use of parallel-prefix adders to achieve high-speed reverse converters in recent systems. Hence, to solve the high power consumption problem, novel specific hybrid parallel-prefix based adder components that provide better trade-off between delay and power consumption are herein presented to design reverse converters. We propose Parallel distributed arithmetic convolution technique in Reverse Converter to increase the system performance.

References

- L. Sousa and S. Antão, "MRC-based RNS reverse converters for the four-moduli+ sets \(\{2n + 1, 2n - 1, 2n, 2n + 1\}\) and \(\{2n + 1, 2n - 1, 2n, 2n + 1\}\)," IEEE Trans. Circuits Syst. II, vol. 59, no. 4, pp. 244–248, Apr. 2012.
Design and Implementation of RNS Reverse Converter using Parallel Prefix Adders


**Index Terms**

Computer Science

Circuits And Systems

**Keywords**

Digital arithmetic parallel-prefix adder (PPX) residue number system (RNS) parallel distributed arithmetic convolution architecture

reverse converter.