Low Power and High Gain Operational Transconductance Amplifier

Archita Jain  
M.Tech. Scholar  
College of Engineering and Technology (MU)  
Lakshmangarh (Rajasthan)

Anshu Gupta  
Assistant Professor  
College of Engineering and Technology (MU)  
Lakshmangarh (Rajasthan)

ABSTRACT
A Positive feedback method for operational transconductance amplifiers is proposed operating at subthreshold region. In this paper a differential amplifier has designed with gain enhancement technique using positive feedback. The proposed circuit has improved specifications such as high DC gain, low power dissipation as compared to previous work. We designed CMOS OTA in a UMC 180nm technology powered with 1.8V exhibits 91.23-dB DC gain while consuming 35.72nW.

Keywords
Gain Enhancement, Inverter, Differential Amplifier, Operational Transconductance.

1. INTRODUCTION
We ask that authors follow some simple guidelines. In essence, we ask you to make your paper look exactly like this document. The easiest way to do this is simply to download the template, and replace the content with your own material. Operational Transconductance Amplifier is extensively used in Analog to Digital Converter (ADC), Digital to Analog Converter(DAC), Channel Select Filters(CSF) which requires high DC gain to ensure high loop gain. In scaled down CMOS technologies, output resistance reduces accordingly causes the decrease in gain [1]-[2]. Cascading the stages has results in a more DC gain without sacrificing the voltage swing as compared to cascoding. This paper exploits the problem of decrease in gain and output voltage swing by applying the concept of a cross coupled differential amplifier with a positive feedback. The MOSFET are configured laterally for the differential pair’s gain enhancement. Thus it preserves the voltage swing and increases the voltage gain [3]-[5]. This circuit has many advantages like we can tune the gain.

Inverters are used to get the high voltage gain, to get the sharp curve and to get the full swing at output.

This paper is organized as follows: a conventional CMOS differential amplifier, Inverter, Gain Enhancement Technique, Operational transconductance Amplifier, positive feedback has been discussed in Section II. Section III has the transient, AC results and their waveforms. Sections IV presents the conclusion.

2. PROPOSED WORK
2.1 Conventional CMOS Amplifier

![Fig 1 : Conventional Differential Amplifier](image)

It serves as a input stage to most Op-amps. Conventional CMOS Differential amplifier is shown in fig 1 [6], where the DC gain of the amplifier depends upon the output resistance of PMOS and NMOS transistors. The can be calculated as

\[ A_v = g_{m4}(r_{o2} \| r_{o4}) \]

(1)

Where \( g_{m4} \) is the transconductance of transistor 4 and \( r_{o2} \) and \( r_{o4} \) are the output resistance of transistor M2 and M4 respectively. But shorter the channel length, the shorter the output resistance will be, as shown in equation 2, the smaller the gain will be.

\[ r_o = \frac{I^2}{V_{DS,sat}} \]

(2)

Where I is the channel length of the transistor.

2.2 Positive Feedback system
Positive feedback is generally not used as negative feedback because it causes the instability which will lead to latch. But if the positive feedback designed properly, it will be controllable. Through positive feedback, gain can be
increased as several papers have proved this [7]-[9] as gain has been decreasing because of the scaled down technologies.

Fig 2 shows the positive feedback system. The quantity P is the feed forward amplifier network. The quantity Q is the feedback network.

![Fig 2 : Positive Feedback loop](image)

The expression for the transfer ratio is as follows

\[
A(s) = \frac{P(s)}{B(s) - P(s)Q(s)}
\]

(3)

The P(s).Q(s) is the loop gain of the system, its value must be less than one to ensure positive feedback while it should be greater than zero. If the value of P(s).Q(s) becomes equal to one than the denominator becomes zero thus the transfer function becomes infinity and will cause instability.

### 2.3 Gain Enhancement Technique

The topology circuit is shown in Fig. 3 using the concept of positive feedback strategy. The proposed circuit has the cross-coupled MOS transistors that feedback between the input and the output nodes. The cross coupling is done in horizontal way that generates a negative transconductance \(-g_{m2}\) that cancels the positive output conductance of the PMOS load transistors and NMOS differential-pair at the output node which results a very high DC gain of the differential amplifier[4].

![Fig 3 : Differential Amplifier with Gain Enhancement Technique](image)

### 2.4 Inverter

In the proposed circuit we have used the push pull topology. Inverters are used to increase the gain, and it also provides full swing. The small signal gain of inverter is

\[
\frac{V_{out}}{V_{in}} = \frac{-(g_{m1} + g_{m2})}{g_{ds1} + g_{ds2}}
\]

(4)

If both transistors are in saturation, then we will have high gain.

### 2.5 Conventional Operational Amplifier

In this OTA the first stage provides the gain and the second stage used is common source amplifier. The input of the second stage can be NMOS or PMOS but we have chosen PMOS because it provides the full swing and the transistor M7 is the current source. C1 is the load capacitance and Cc is the Miller capacitance. Conventional OTA is shown in fig.4

To increase the gain, we proposed the OTA as shown in fig 5.

![Fig 4 : Conventional Operational Amplifier](image)

### Table 1. Performance Comparison

<table>
<thead>
<tr>
<th>Parameters</th>
<th>[4]</th>
<th>[9]</th>
<th>[10]</th>
<th>Proposed</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage</td>
<td>1V</td>
<td>1.25V</td>
<td>2.5V</td>
<td>1.8V</td>
</tr>
<tr>
<td>Technology</td>
<td>90nm</td>
<td>500nm</td>
<td>0.8μm</td>
<td>180nm</td>
</tr>
<tr>
<td>Gain</td>
<td>83dB</td>
<td>-</td>
<td>93dB</td>
<td>91.23dB</td>
</tr>
<tr>
<td>Power Dissipation</td>
<td>10.8μW</td>
<td>15.8mW</td>
<td>7mW</td>
<td>35.72nW</td>
</tr>
</tbody>
</table>
3. RESULTS

3.1 Transient Results

![Fig 6: Transient Response Waveform]

3.2 AC Results

![Fig 7: AC Response]

4. CONCLUSION

In this paper, an 180nm CMOS Operational Transconductance Amplifier with low power and high gain using positive feedback has been presented and analyzed. This technique has been analyzed with 1.8V power supply. A capacitor is used as a compensation technique. The essential profit and advantage of this paper are the settling time is 2.32μs, delay is 115μs, SR+ is 17.35mv/μs, rise time is 0.184ps, dc current 118μA without much power dissipation the gain has improved which can be sufficient for practical application. The main advantage of the circuit is the gain is tunable according to the user requirement. Further three stage OTA can be made for higher DC gain with proper compensation techniques.

5. REFERENCES


