High Speed Design of FPGA based Golay Encoder and Decoder

Amit Shrivastava
M. Tech Scholar
SISTec, Airport Road
Gandhi Nagar Bhopal

Mohd. Abdullah
Assistant Professor
SISTec, Airport Road
Gandhi Nagar Bhopal

ABSTRACT
In wireless communication systems the most important issue to be considered is the ability of the receiver to detect the errors and correct them from the received information, so as to provide correct information data to the processor. A number of different methods are available to implement the hardware and software with such preference. But, when the length of the communication link becomes very long, i.e., the distance between the wireless transmitter and receiver is very large, the effect of noise on the transmitted signal may cause a change in multiple bits of the transmitted information. This can cause drastic loss in many cases. In this brief a Field Programmable Gate Array (FPGA) based design and simulation of Golay Code (G23) and Extended Golay Code (G24) Encoding scheme are presented. This work is based on the optimization of the time delay of the operational circuit to encode a data packet using the Golay Encoder.

General Terms
Golay code, extended golay code, encoderAlgorithm, Decoder algorithm, Xilinx ISE

Keywords
Encoder, Decoder, FPGA, Operational Delay

1. INTRODUCTION
Communication is important in our daily life. We use phones, satellites, computers and other devices to send messages through a channel to a receiver. Regrettably, most types of communication are subject to noise, which may cause errors in the messages that are being sent. Especially when sending messages is a complicated or expensive task, for example in satellite communication, it is important to find ways to moderate the occurrence of errors as much as possible. This is the central idea in coding theory: what we have received and what was sent. Some of the most important properties of such codes which allows us to give a detailed description of the extended Golay is: Firstly a message m of length k is a sequence of k symbols out of some finite field F, so m = (m1 : · · · : mk) belongs to Fk. Then an n-code C over a finite field F is a set of vectors in Fn, where n ≤ k. Since we will be commerce with a binary code only, we will assume codes are binary from now on. Second property says that the probability of error p is the probability that 1 is received when 0 was sent, or 0 is received when 1 was sent. Third property says that the hamming weight of a vector belongs to a function F is the number of its non zero elements. Fourth property says that the humming distance of two vectors belongs to a function F is the number of place where they differ. The idea is that an n-code C is a strict subset of P in which we want the Hamming distance between any two vectors to be as large as possible. Therefore, the minimum Hamming distance is an important characteristic of the code. Fifth property says that the min. Hamming distance D of a code C is defined as D = min {dist (X, Y) | X, Y belongs to C} where C is the code. The description of work in this paper is as follows: Section-II gives an overview on the work performed by other scholars in Golay Code implementation and applications. Introduction on Golay code and its encoding algorithm is described in Section-III. Section-IV presents the simulation and synthesis results of the performed work. The conclusion based on the proposed work and the future work scope is presented in Section-V. In the last the references are mentioned.

2. LITERATURE REVIEW
In reference [1] the proposed paper addresses error correcting phenomena using Golay code encoder. A brief introduction and explanation of Golay coding scheme is presented in [3]. 4-bit Golay Encoder and Decoder design and implementation Based on FPGA is simulated in [4] using Xilinx ISE and Models in Tools. Reference [5] presents a soft algorithm based decoding orientation to hardware implementation of...
(24, 12, 8) Golay code with implementation of the algorithm on FPGA. In [6] it is shown that the (24, 12, 8) Golay code is to be designed as a direct sum of two array codes that involve four component codes from which two are simple block codes. Which are linear (repetition code and SP code). Construction of Golay Code Complementary Sequences is presented in [7] for application of Golay Coding in the fields of physics, combinatory (orthogonal design and Hadmard matrices), surface acoustics and tele-communication. A better algorithm for decoding. Golay Code is presented in [8] which uses one-to-one mapping between the syndrome “S1” and error patterns which can be corrected. In this proposed work the algorithm determines the error locations by using look-up tables without the multiplication operation over a finite field. This algorithm has been verified by the scholars on a C-language based software simulation platform. The work presented in [9] focuses on Golay code decoding using soft-in/soft-out and symbol by symbol APP (a posteriori probability) algorithm through co-set based technique. A study based on discussion on the error correction capability of MSK modulation with Golay code and BPSK modulation with Golay code is presented in [10], which concludes that Minimum Shift Keying Golay code is comparatively more robust. A technique based upon reversing the conventional scheme of Golay code (24, 12, 8) that maps 24-bit vectors into 12-bit message words is proposed in [11] to improve the search operation when multi-attribute objects are partially distorted. The work in [12] presents generation of Doppler Resilient waveforms using Golay Complementary sequence which have ideal ambiguity along the zero Doppler axis but are sensitive to non-zero Doppler shifts. The work in [13] shows Golay code transformation used for Ensemble Clustering that is useful in application to Medical purposes. This method of clustering is unique to all other techniques because of its linear time complexity. Reference [14] presents an error correction Golay code for clustering large amount of data Streams with thw use of error correction Golay codes and this approach is used in the field where the requirement to accumulate multidimensional data. In Reference [15] the proposed methodology fulfill the requirement reducing the peak to average ratio (PTAR) with the help of special Fractional Fourier Transform (FRFT) followed to the low complicity Golay sequence coder in order to provide optimal de-correlation between signal and noise. To achieve the requirement of low complicity, low bit error rate and ratio of peak to average power. Reference [16] presents a Methodology for the implementation of Hardware of (24, 12, 8) Golay code in FPGA (Field programmable gate array) system. For removing the complexity of arithmetic operations this arises in the existing algorithm. The proposed algorithm chooses the absolute value rather than bit error probability to obtained better results as compared to the existing algorithms. Reference [17] proposes a new algorithm to fulfill the requirement of faster decoding for the Gosset Lattice, Golay code and Leech Lattice. The proposed design introduced two approaches to first when charge in of length n and taking soft decoding algorithm at an arbitrary point Rⁿ in to the nearest code word and second a decoding algorithm for a lattice A in Rⁿ changes an arbitral point of Rⁿ into a closest lattice point. Reference [18] proposes an efficient soft-decision decoder of the (23, 12, 7) binary Golay code up to the four errors and almost all patterns of three errors and all fewer random error can be corrected with the help of proposed algorithm.

3. Generator and Parity Matrix of (24, 12) Golay Code

A binary Golay code is represented by (23, 12, 7), in which the distance between two binary Golay codes is represented by 7 and 12-bits is of massage bits and codeword is 23 bits long. It is necessary to construct binary codes in a Galois Field (GF). Binary field is denoted by GF(2), which supports different binary arithmatic operations.

The extended (24, 12) binary Golay code [1] which presents in this paper can correct three and less than three errors. With the help of the 11 x 11 Be Matrix. Because of Be Which has the Property Of cyclic structure and also it is the component of both generator and the parity check matrices its procedure of decoding is very easy.

Generator and Parity Matrix of Golay Code

\[
B_c = \begin{pmatrix}
  b1 \\
  b2 \\
  b3 \\
  b4 \\
  b5 \\
  b6 \\
  b7 \\
  b8 \\
  b9 \\
  b10 \\
  b11
\end{pmatrix}
\]

Let Bc be 11*11 Matrix over Galois Field GF Where

\[
b_1 = 1,1,0,1,1,1,0,0,0,1,0
\]

b2 is Obtained From b1. By Shifting Cyclically the Sequence b1 one Position to the Left, The Third row in Bc is Obtain in the same way, and so on.

\[
B_c = \begin{pmatrix}
  1 & 1 & 0 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 0 \\
  1 & 0 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 1 \\
  0 & 1 & 1 & 1 & 1 & 0 & 0 & 1 & 0 & 1 & 1 \\
  1 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 0 \\
  1 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 1 & 0 \\
  0 & 0 & 0 & 1 & 0 & 1 & 1 & 1 & 1 & 1 & 1 \\
  0 & 0 & 1 & 0 & 1 & 1 & 1 & 0 & 1 & 1 & 1 \\
  0 & 1 & 0 & 1 & 1 & 1 & 0 & 1 & 1 & 0 & 0 \\
  1 & 0 & 1 & 1 & 0 & 1 & 1 & 0 & 0 & 0 & 0 \\
  0 & 1 & 1 & 0 & 1 & 1 & 0 & 0 & 0 & 1 & 0
\end{pmatrix}
\]

The (24, 12) Golay code has the generator and parity check matrices as follows.

\[
\begin{pmatrix}
  1 & 1 & 0 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 0 \\
  1 & 0 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 1 \\
  0 & 1 & 1 & 1 & 1 & 0 & 0 & 1 & 0 & 1 & 1 \\
  1 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 0 \\
  1 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 1 & 0 \\
  0 & 1 & 0 & 1 & 1 & 1 & 0 & 1 & 1 & 0 & 0 \\
  1 & 0 & 1 & 1 & 0 & 1 & 1 & 1 & 0 & 0 & 0 \\
  0 & 1 & 1 & 0 & 1 & 1 & 0 & 0 & 0 & 1 & 0
\end{pmatrix}
\]
\( \mathbf{G} = \begin{bmatrix} \mathbf{B} & \mathbf{I} \end{bmatrix} \quad \mathbf{H} = \begin{bmatrix} \mathbf{I} & \mathbf{B} \end{bmatrix} \)

where \( \mathbf{I} \) - identity matrix 12 x 12.

\( \mathbf{B} = \begin{bmatrix} \mathbf{Bc} & \mathbf{j}^T \\ \mathbf{j} & \mathbf{0} \end{bmatrix} \)

and

\( \mathbf{j} = [1, 1, 1, 1, 1, 1, 1, 1] \)

Therefore

\[
\begin{bmatrix}
1 & 1 & 0 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 1 \\
1 & 0 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 1 \\
0 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 1 \\
1 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 0 & 1 \\
1 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 0 & 1 & 1 \\
1 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 0 & 1 & 1 & 1 \\
0 & 0 & 1 & 0 & 1 & 1 & 0 & 1 & 1 & 1 & 1 & 1 \\
0 & 0 & 1 & 0 & 1 & 1 & 0 & 1 & 1 & 1 & 1 & 1 \\
0 & 1 & 0 & 1 & 1 & 0 & 1 & 1 & 0 & 1 & 1 & 1 \\
1 & 0 & 1 & 1 & 0 & 1 & 1 & 0 & 0 & 0 & 1 & 1 \\
0 & 1 & 1 & 0 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 1 \\
1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 \\
\end{bmatrix}
\]

It can be seen that ..

\[ \mathbf{B}^T = \mathbf{B} \]

\[ \mathbf{B}^2 = \mathbf{I} \]

\[ \mathbf{B} \mathbf{B}^T = \mathbf{I} \]

4. ENCODING AND DECODING OF (24,12) GOLAY CODE

Same in the case of any linear code, to generate a code vector it is necessary to multiply the vector \( i \), which is having 12 information bits,

\[ i = [i_1, i_2, i_3, i_4, i_5, i_6, i_7, i_8, i_9, i_{10}, i_{11}, i_{12}] \]

by the matrix \( \mathbf{G} \)

\[ \mathbf{v} = i \mathbf{G} \]

Wherefrom

\[
\begin{bmatrix}
1 & 1 & 0 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 1 \\
1 & 0 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 1 \\
0 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 1 \\
1 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 0 & 1 \\
1 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 0 & 1 & 1 \\
1 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 0 & 1 & 1 & 1 \\
0 & 0 & 1 & 0 & 1 & 1 & 0 & 1 & 1 & 1 & 1 & 1 \\
0 & 1 & 0 & 1 & 1 & 0 & 1 & 1 & 1 & 1 & 1 & 1 \\
1 & 0 & 1 & 1 & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
0 & 1 & 1 & 0 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 1 \\
1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 \\
\end{bmatrix}
\]
For decoding of the extended Golay code, shown below, need to determine the error pattern $u = v + w$,

where $w$ is vector received and $v$ the nearest $w$ code vector. $wt(x)$ represents the weight of the vector $x$, (the number of "ones" presents in $x$),

$bi$ - Is the $i$-th row of the matrix $B$.

ei - Is the word having length 12 and 1 in the $i$-th position and zero elsewhere. After calculating $u$ Let we assume that the received vector which is corrected will be $v = w + u$. the steps of the algorithm are as follows:

$$s = w H^T.$$ 

Step 1. Determine the syndrome $(S)$

$$wt(s) \leq 3$$ then

Step 2. If $U = [S, 000000000000]$.

Step 3. If $wt(s + b_i) \leq 2$ for some $b_i$ of $B$

then $U = S + [b_i, ei]$.

Step 4. Determine the second syndrome $(SB)$

Step 5. If $wt(s B) \leq 3$

then $U = [000000000000, SB]$.

Step 6. If $wt(s B + b_i) \leq 2$ for some $b_i$ of $B$ then $U = [ei, SB + bi]$.

Step 7. Retransmit the signal if $U$ is not determine

5. SIMULATION AND SYNTHESIS RESULTS

The present work is simulated using Xilinx. The RTL Schematic diagrams of Encoder and Decoder designs are shown in Fig 2 and Fig 3 respectively.
The Encoder and Decoder simulation waveforms are shown in Fig.4 and Fig.5 respectively. A 12-bit data is used to encode using the proposed encoder. The FPGA based hardware utilization summary of the proposed Encoder and Decoder designs is presented in Table-I and Table-II respectively.

Table 1. Hardware Utilization Summary of Encoder

<table>
<thead>
<tr>
<th>Vertex-IV XC4VLX160-12FF1148</th>
<th>Total 12-bit Golay Encoder</th>
<th>Used</th>
<th>%</th>
</tr>
</thead>
<tbody>
<tr>
<td>Slices</td>
<td>67584</td>
<td>40</td>
<td>0</td>
</tr>
<tr>
<td>Flipflops</td>
<td>135168</td>
<td>53</td>
<td>0</td>
</tr>
<tr>
<td>LUTs 4-Inputs</td>
<td>135168</td>
<td>72</td>
<td>0</td>
</tr>
<tr>
<td>Bonded IOBs</td>
<td>768</td>
<td>39</td>
<td>5</td>
</tr>
</tbody>
</table>

Table 2. Hardware Utilization Summary of Decoder

<table>
<thead>
<tr>
<th>Vertex-IV XC4VLX160-12FF1148</th>
<th>Total 12-bit Golay Decoder</th>
<th>Used</th>
<th>%</th>
</tr>
</thead>
<tbody>
<tr>
<td>Slices</td>
<td>67584</td>
<td>196</td>
<td>0</td>
</tr>
<tr>
<td>Flipflops</td>
<td>135168</td>
<td>151</td>
<td>0</td>
</tr>
<tr>
<td>LUTs 4-Inputs</td>
<td>135168</td>
<td>367</td>
<td>0</td>
</tr>
<tr>
<td>Bonded IOBs</td>
<td>768</td>
<td>87</td>
<td>11</td>
</tr>
</tbody>
</table>

Table-III represents a comparative analysis of the delay based results of the proposed work with some existing works.

Table 3. Comparison of Dynamic Power Consumption of Proposed Design

<table>
<thead>
<tr>
<th>Work</th>
<th>Operational Frequency (MHz)</th>
<th>Encoder</th>
<th>Decoder</th>
</tr>
</thead>
<tbody>
<tr>
<td>Proposed</td>
<td>333.206</td>
<td>89.123</td>
<td></td>
</tr>
<tr>
<td>[1]</td>
<td>238.575</td>
<td>80</td>
<td></td>
</tr>
</tbody>
</table>

Fig:3 RTL Schematic of Proposed Golay Code (24, 12, 8) Decoder

Fig 4 Encoder Simulation Waveform for Proposed Golay Code (24, 12, 8)
6. CONCLUSION
Hardware architecture for extended binary Golay encoder and decoder for High speed Implementation are designed and simulated in the proposed work. The results obtained from the design synthesis for encoder and decoder supersedes the reference schemes in term of the operational frequency. This makes the proposed design a good option to be used in the high speed application based configurable circuits. In future there is a great scope to further optimize the performance of the proposed algorithm. In future the scholars may undertake the challenge to reduce the ratio of overhead bits versus data bits in the encoded codeword. Or the researchers might increase the length of the data word that can be encoded using the same algorithm with the same or better error detection and correction ability.

7. ACKNOWLEDGMENTS
The authors thank Mr. Rakesh Gumasta (Navigator Technology, Bhopal India) for sharing his ideas in writing this paper.

8. REFERENCES


