CFP last date
20 May 2024
Call for Paper
June Edition
IJCA solicits high quality original research papers for the upcoming June edition of the journal. The last date of research paper submission is 20 May 2024

Submit your paper
Know more
The week's pick
Responsive image
Enhancing Privacy Preservation: Multi-Attribute Protection with P-Sensitive K-Anonymity

Twinkle Patel Kiran Amin
Random Articles
Reseach Article

Design and Implementation Different Types of Turbo Decoder with Various Parameters

by Samir Jasim Mohammed, Ansam Abbas Obaid
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 166 - Number 11
Year of Publication: 2017
Authors: Samir Jasim Mohammed, Ansam Abbas Obaid
10.5120/ijca2017914159

Samir Jasim Mohammed, Ansam Abbas Obaid . Design and Implementation Different Types of Turbo Decoder with Various Parameters. International Journal of Computer Applications. 166, 11 ( May 2017), 44-48. DOI=10.5120/ijca2017914159

@article{ 10.5120/ijca2017914159,
author = { Samir Jasim Mohammed, Ansam Abbas Obaid },
title = { Design and Implementation Different Types of Turbo Decoder with Various Parameters },
journal = { International Journal of Computer Applications },
issue_date = { May 2017 },
volume = { 166 },
number = { 11 },
month = { May },
year = { 2017 },
issn = { 0975-8887 },
pages = { 44-48 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume166/number11/27717-2017914159/ },
doi = { 10.5120/ijca2017914159 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-07T00:13:28.372645+05:30
%A Samir Jasim Mohammed
%A Ansam Abbas Obaid
%T Design and Implementation Different Types of Turbo Decoder with Various Parameters
%J International Journal of Computer Applications
%@ 0975-8887
%V 166
%N 11
%P 44-48
%D 2017
%I Foundation of Computer Science (FCS), NY, USA
Abstract

This paper presents design and implementation of turbo code, after that many types of decoders are introduced with various many parameters such as(number of iteration, length of code, number of frame, type of decoding techniques, rate, generator polynomial and type of channel) get the Bit Error Rate (BER) for each case, and compare the results. This work in order to study the effect of each parameter on the performance of Turbo Code to specify the parameters that give the optimum performance of this codes. Finally turbo encoder implemented on FPGA device.

References
  1. Anum I., 2012 "Software implementation and performance of UMTS Turbo decoder", M.Sc. Thesis, Tampere University.
  2. Jagadeesh K. and Chaitali C., 2004, "Design and Implementation of Low-Energy Turbo Decoders", IEEE Transactions On Very Large Scale Integration (VLSI) Systems, VOL. 12. NO. 9.
  3. Rupinder K. and Sarpreet S.,2013, "Techniques for Turbo Decoding Using Parallel Processing, Comparative Analysis", Volume 3, Issue 4.
  4. Christian B., Andreas B., Teo C. and Qiuting H., 2009, "Design and Optimization of an HSDPA Turbo Decoder ASIC", Journal Of Solid-State Circuits, VOL.X,NO. X.
  5. Hamid R. S., Neil J. A. S., Masoud S. and Gabriele N.,2001,“Interleaver Design for Turbo Codes,” IEEE Journal on Selected Area In Communications, vol.19, No.5.
  6. Todd K. Moon, Wiley,2005, "Error Correction Coding: Mathematical Methods and Algorithms".
  7. Jorge. C. Moreira and Patrich G. Farrell Wiley, 2006, "Essential of Error Control Coding".
  8. Ibrahim S. R. and Mehmet Y., 2005,"Implementation of a turbo codes test bed in the Simulink environment", International Symposium on Signal Processing and Its Applications (pp. 847-850), Piscataway.
  9. Yi Bo-nian, 2013, "Turbo Code Design and Implementation of High-Speed Parallel Decoder", Telkomnika, Vol. 11, No. 4, April 2013,pp. 2116-2123.
  10. ANG, LAY H. and LIM, WEE G.,2009, "SOVA Based LTE Turbo Decoders",Master Thesis, Lund University.
  11. Eid Mohamed A. A., 2013,"Design and Implementation for multi-standard Turbo Decoder using a reconfigurable ASIP", Master's Thesis, The Cairo University.
  12. JEAN-PIERRE D., GE´RY JEAN A. B. and GUSTAVO D. S., A JOHN WILEY & SONS, INC., PUBLICATION 2006," SYNTHESIS OF ARITHMETIC CIRCUITS, FPGA, ASIC, and Embedded Systems".
Index Terms

Computer Science
Information Sciences

Keywords

Turbo code Bit Error Rate (BER) Recursive Systematic Convolutional (RSC) and Log Likelihood Ratio (LLR).

Powered by PhDFocusTM