# Design and Synthesis of High Performance Vedic DSP Processor

Anuradha Savadi Pooja Doddappa Appa College of Engineering, Kalaburgi, Karanataka, India Raju Yanamshetti Pooja Doddappa Appa College of Engineering, Kalaburgi, Karanataka, India Jyoti Godihal Appa Institute of Engineering and Technology, Kalaburgi Karanataka, India

# ABSTRACT

To satisfy the prerequisite of rapid speed signal processing design of high performance DSP processor is renowned. This paper represents a novel design and FPGA based pursuit of 64 bit DSP processor. The proposed design implicates multistage pipeline architecture and vedic algorithms to improve the speed. The DSP processor is rich with multiple application specific instructions (ASIP). The verilog HDL is used and the validated through extensive simulation. Synthesis results and attainment scrutiny of each systems components confirmed significant performance meliorism in the proffered DSP processor over the extant one..

#### **General Terms**

Urdhava Tiryagbhyam multiplier Nikhilam sutra and paravarty sutra kogge stone adder et. al.

#### **Keywords**

DSP Processor, Pipelining, Vedic mathematics, ASIP.

## **1. INTRODUCTION**

With the appearance of PC, advanced mobile phones, gaming and other interactive media gadgets, the interest for the DSP processor is steadily expanding. The intelligent world is transmigrating from analog to DSP based systems to bolster the fast handling. This paper depicted a design, synthesis and implementation of 64-bit fixed/floating point DSP processor and Harvard architecture with reduced instruction sets as shown in figure1. Presenting multistage pipelining will escalate the speed by reducing engendering delay with better CPI (cycle per instructions). Vedic algorithms are invoked in major blocks of the processor like, ALU, MAC and filters etc.. to embroider the processing speed. The working of Urdhava Tiryagbhyam multiplier is as shown in figure 2 & 3. There have been several implementations on DSP Processor design has been discussed here.

A 16-bit fixed point DSP processor has been designed with RISC and Harvard architecture, which includes 3 stage pipelined program counter [1]. CSA multiplier is used to boost speed with penalty of increased area. In a unity clock cycle all instruction are executed. This paper [4] describes DSP processor, consisting of parallel multiplier for single cycle MAC with maximum frequency 106MHz. Some application algorithms like ADPCM and MP3 decode are simulated. Advancement has been achieved as 32-bit RISC core DSP processor is designed with single cycle MAC [2]. Radix-4 multiplier algorithm is used for signed unsigned numbers and for the selected encoding and decoding section booth's algorithm is used to increase the performance. A 32-bit RISC DSP processor with two stage pipeline and dedicated single cycle MAC is designed to intensify the performance

with a Hazard free data processing [5]. To upturn the speed parallel adder and carry look ahead adder is utilized. The FSM has been designed for Hazard handling operations.



Figure 1 Basic block diagram of DSP processor



Figure 2 Urdhava Tiryagbhyam multiplier parallel computations



Figure 3 Urdhava Tiryagbhyam multiplier

#### 2. PROPOSED WORK

The propounded DSP has several features to carry out many signal processing algorithms in the real time. The processor is designed with Harvard and RISC architecture with the multiple parallel I/O buses. The highest priority of the proposed design is towards the speed without affecting the area and the power consumption. This architecture supports both the fixed point and floating point arithmetic IEEE 754standard.

#### 2.1 ALU

ALU is an essential component of the DSP processor which will perform arithmetic and logical operation, in addition it will indicate the output flags like overflow, parity, zero, and sign flag etc. parallel adder subtract is design to improve the performance as shown in the fig. for addition kogge stone adder is used, which has very small propagation delay. Urdhava Tiryagbhyam is used for multiplication which is compatible even with floating point numbers. For division the vedic algorithms called nikhilam sutra and paravarty sutra are used which will improve the processing speed drastically as shown in figure 4. The DSP operations like convolution and de-convolution can be designed using this vedic divider.paravarty sutra theorm states that if polymoial

 $(ax^n+bx^{n-1}+cx^{n-2}+dx^{n-3})$  is divide by (x-y) then the remainder is  $:R{=}(ay^n+by^{n-1}+cy^{n-2}+dy^{n-3}){-}{-}{-}{-}{-}(1)$ 



Figure 4: flow diagram of binary division operation using nikhilam sutra

# 2.2 Shifter

The recommened processor consist of barrel shifter which takes N bit input value and provides as output the N bit value shifted left or right by P bits as shown in fig. which enhances the processing speed. As it is used in pre and/or post scaling, normalization and de-normalization and block floating point operation

# 2.3 MAC

MAC (multiply add and accumulate) is One of the important block in the DSP processor which consist of multiplier, adder and accumulator as shown in figure 5. To upsurge the processing speed carry skip adder and Urdhava Tiryagbhyam is used to implement the MAC. MAC is useful in filters and Fourier analyzer and in different signal processing task.



Figure 5 Vedic MAC

## 2.4 Memory

In the implied processor Harvard architecture is used which has separate data and instruction memories. In the output data memory tri-state buffer is used to stop data interruption. 64-bit data and address lines are defined to handle four stage pipelines architecture. High speed memory requirement is fulfilled with pipelining of the data memory which are dual ported resulting independent and concurrent access by DSP and I/O controller. Even high speed program memory is also designed because its grades system clock speed which is the summation of sequenced deal and memory access.

## 2.5 Filters

Urdhava Tiryagbhyam is used to design FIR and IIR filter, namely band pass FIR filter, Chebyshev I & II, butterworth filters and elliptical filter. FIR filter output sequence is calculated by linear convolution of input sequence x(n) and filter co-efficient h(n) i.e

$$y(n) = \sum_{k=0}^{m-1} x(n)h(n)$$
 -----(2)

Where m is filter length, k is number of sequence.

If length of x(n) and h(n) does not match then they made equal with zero padding method. Thus FIR filter based on vedic method consumes less area and computation time as compared to the conventional one[18].

The same vedic method is used for implementation of IIR filters with parallel computation to increase the speed as shown.

$$y(n) = \sum_{k=0}^{N} b[k] x[n-k] - \sum_{k=1}^{N} a[k] y[n-k] - \dots (3)$$

where in equation output y(n) is weighted sum of x(n) at present time n, past inputs x(n-k) for k=1,2,....N and past

outputs y(n-k) for k=1,2,.... N. The delay blocks represent a form of storage and delay[16],[17]. The numbers of delay blocks are easily seen to be N+N for this particular.

#### 2.6 Pipelining and parallelism

Pipelining enables proper utilization of on chip resources and allows multiple operations in a faster clock times, which is useful for the DSPs where data inputted in DSP is continues signal. Hence proposed processor is implemented by four staged pipelined architecture. To fulfill the requirement of high speed processing parallelism is introduced which removes slow start ups and terminations.

## 3. PERFORMANCE ANALYSIS AND DISCUSSIONS

Counseled DSP processor performance achievement is shown by comparing with existing design [5] & [14]. The throughput of implied design is 229.8MB/s which are better than the existing design. By increasing the throughput performance of processor will be burgeoning. Four stage pipeline designs will reduced the number of cycles to complete execution.

Applying the low power techniques like clock gating and glitch reduction, power consumption has been reduced as shown in figure 6 & 7. Area minimization has been gained with tree structure in multipliers and adders, as they the basic building blocks of processor. Miniaturization is done in every stage of architecture. Acceptable results found as shown in figure 7.



Figure 6: power consumption details of the proposed processor

Name	Power (W)*	Logic Power (W)	Signal Power (W)	#FFs	#LUTs	# DSPs	#CARRY4s
🗄 Hierarchy total	0.00000	0.00000	0.00000	128	103	4	29
band_pass_fr	0.00000 / 0.00000	0.00000 / 0.00000	0.00000 / 0.00000	128 / 128	103/103	4/4	29/29

Figure 7: power consumption of band pass filter

Timing specification of each building block is obtained by synthesis report as shown in table 1. From which it is found that worst case delay of each sub-block. Introducing four stage pipelines and vedic mathematics for multipliers, ALU and MAC in the propounded processor aggrandize the performance which is appreciable compared to other processor and internal pipeline does not need in filters. Worst case delay of the processor is gained as 212.76MHz, better compared with the extant, as shown in table 2. Simulations and synthesis results of few sub-modules are shown in figure 8 to 15.

Device Utilization Summary (estimated values)					
Logic Utilization	Used	Available	Utilization		
Number of Slice Registers	48	44800		0%	
Number of Slice LUTs	178	44800		0%	
Number of fully used LUT-FF pairs	47	179		26%	
Number of bonded IOBs	247	640		38%	
Number of BUFG/BUFGCTRLs	1	32		3%	

Figure 8 device utilization of DSP processor



Figure 9: simulation results of band pass FIR filter

International Journal of Computer Applications (0975 – 8887) Volume 168 – No.6, June 2017



Figure 10: RTL schematic of FIR Filter



Figure 11: Simulation output of Chebyshew I filter



Figure 12: IIR filter RTL schematic



Figure 13: RTL schematic of Vedic MAC

ue	0.000022 ms	0.000024 ms	0.000026 ms	0.000028 ms	0.000030
000000 000000	000000000000000000000000000000000000000	0000110	0000000	000000000000000000000000000000000000000	0001100
0000000		0	000000000000000000000000000000000000000		
0000000		0	000000000000011		
		Ie         0.0000022 ms           000000000         000000000000000000000000000000000000	Ie         0.000022 ms         0.000024 ms           00000000         000000000000000000000000000000000000	IE         Image: 100000000         Image: 100000000         Image: 1000000000000000000000000000000000000	IE         0.000022 ms         0.000024 ms         0.000026 ms         0.000028 ms           00000000         000000000000000000000000000000000000



							0.0046	17780 ms
N	ame	Value	0.001 ms	0.002 ms	0.003 ms	0.004 ms		0.005 ms
Þ	📲 A[63:0]	0000000000	0000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	0000000010	010111	1001101
•	📑 B[63:0]	0000000000	0000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	0000000010:	111001	1011010
۲	<table-of-contents> opcode[4:0]</table-of-contents>	XXZZZ	00000	00001	00010	XXZZ		00011
Þ	📲 div_out[63:0]	XXXXXXXXX	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000		XXXX	0000000000000
۲	📷 Res[63:0]	0000000000	00000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	0000000000	000000	000000
Þ	🖏 a1[63:0]	0000000000	0000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000	000000
۲	📷 b1[63:0]	0000000000	0000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	0000000010:	111001	1011010
Þ	📷 p1[64:0]	0000000000	00000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	0000000010	101011	1001101
۲	i[31:0]	0000000000		0000000	000000000000000000000000000000000000000	01000000		
Þ	퉪 WIDTH[31:0]	0000000000		00000000	000000000000000000000000000000000000000	1000000		

Figure 15: Simulation result of ALU

# 4. CONCLUSION

In the reminded design a DSP processor with RISC and four stage pipeline architecture is implemented for performance optimization. The highest priority of design is to gain high speed processing and better throughput with reduced area and power consumption. This design is defined in verilog, simulated and synthesized in Xilinks14.7 and then implemented on 5VFX70tff1136-1 which proved to work properly. The ameliorated performance of this processor scrutiny is done by correlating throughput with [5]. The comparison shows better throughput 229.8MB/s can be achieved with proposed design. The maximum delay is 0.47ns is achieved which is better compared to the existing one. In future the recommended processor can be used for different application where speed is the highest priority. The designed DSP processor can be used as application specific DSP processor for the different applications like audio and video codec.

 Table 1: comparison of propagation delay of different components

Component	Maximum delay (ns) Proposed processor(64- bit)	Maximum delay (ns) [5], 32-bit	Maximum delay ( ns) [14] 32-bit
Program counter	1.1	1.125	1.35

Program memory	6.558	11.955	13.23
Adder	3.406	12.898	15
Controller	3.6	4.8	5
Register file	3.006	3.9	22
Data memory	4.27	7.9	13.23
ALU	4.8	13.2	19
Multiplier	6.55	23.764	49
MUX	0.056	0.109	1.39

Table 2 comparison of maximum frequency of the proposed processor with existing designs

Processor	Maximum frequency
[5]	13MHz
[4]	106 MHz
[1]	100 MHz
Proposed design	212 MHz

# 5. ACKNOWLEDGMENTS

A sincere gratitude and deep regard to Poojya Dr. Sharnbaswappa Appaji, President, Sharanabasveshwar Vidya Vardhaka Sangha, Kalaburagi, for his immense support and encouragement. And special thanks to all experts of PDA college of engineering, also like to give our sincere gratitude to Dr. V D Mytri, Principal, APPA IET, Dr. Anilkumar Bidve, Dean of Administration, APPA IET for their invaluable suggestions and support.

## 6. REFERENCES

- Eamon O' Malley and Kari Rinne, "A 16-bit Fixed point digital signal processor for digital power convertercontrol"IEEEconference, DOI: 10.1109/APEC.2 005.1452885, vol. 1, pp. 50–56, March 2005.
- [2] Johann Grobschadl and Guy-Armand Kamendje. "A Single -cycle (32\*32+32+64) bit multiply/accumulate unit for digital signal processing and public-key cryptography" Electronics circuits and Systems ICECS 2003, IEEE conference, vol. 2,pp.739-742, Dec 2003.

- [3] Hong Yue, Mingche Lai, Kui Dai, and Zhi-ying Wang, "Design of a configurable embedded processor architecture for DSP functions" parallel and distributed systems, 2005, IEEE conference, vol. 2, pp.27-31, July 2005.
- [4] Donghoon Lee, Chanwon Ryu, Jusung Park, Kyunsoo Kwon and Wontae Choi, "Design and implementation of 16-bit fixed point digital signal processor" International SOC Design 2008, IEEE conference, vol. 2, pp.II-61-II64, November 2008.
- [5] Tasnim Ferdous, "Design and FPGA-based Implementation of a High performance 32-bit DSP processor" computer and information technology,ICCIT, IEEE conference, pp.484-489, Dec 2012.
- [6] Sandesh S Saokar, R.M.Banakar, and Saroja Siddamal, "High speed signed multiplier for digital signal processing applications" signal processing, computing and control(ISPCC) 2012, IEEE conference, pp.1-6, March 2012.
- [7] Honey Durga Tiwari, Ganzorig Gankhuyag, Chan Mo Kim,and Yong Beom Cho "Multiplier design based on ancient Indian vedic Mathematics" International SOC Design 2008, IEEE conference, vol. 2, pp.II-65-II68, November 2008.
- [8] Prabir saha, Arindam Banerjee, Partha Bhattacharyya and Anup Dandapat, "High speed ASIC design of complex multiplier using Vedic Mathematics", Students technology Symposium(TechSym), IEEE conference, pp.237-241, Jan 2011.
- [9] Akhalesh K.Itwadiya, Rajesh mahale ,Vivek Patel , Dadan Kumar "Design a DSP operations Using Vedic Mathematics",International Conference on Communication and signal processing IEEE 2013 , pp 897-902 , April 2013
- [10] Abhyarthana Bisoyi, Mitu Baral and Manoja Kumar Senapati, "Comparision of a 32-bit vedic multiplier with a conventional binary multiplier", Advanced communication control and computing technologies (ICACCCT), IEEE conference, pp.1757-1760, May 2014.

- [11] Surabhi Jain, Mukul Pancholi, Harsh Garg and Sandeep Saini, "Binary division algorithm and high speed Deconvolution algorithm", Electrical Engineering/Electronics, computer, telecommunications andinformation technology(ECTICON), IEEE conference pp. 1-5, May 2014.
- [12] Shruti Murgai, Ashutosh Gupta, Gayathri Muthukrishnan, "Energy Efficient And High Performance 64-bit Arithmetic Logic Unit Using 28nm Technology", Advances in computing, communication and informatics(ICACCI), IEEE conference, pp. 453-456, Agust 2015.
- [13] Vaijyanath Kunchigi, Linganagoda Kulkarni, Subhas Kulkarni "32-BIT MAC Unit Design Using Vedic Multiplier", International journal of Scientific and Research Publicatoions, Vol 3, Issue 2,pp. 1-7, February
- [14] Siba kumar panda, arati sahu, "A novel vedic divider architecturewith reduced delay for VLSI apllications", international journal of computer applications, vol.120 no.17, june 2015.
- [15] Tushar Shukla, Prabhat Kumar Shukla, Harish Prabhakar, "High Speed Multiplier for FIR Filter Design using Window", International Conference on Signal Processing and Integrated Networks (SPIN) IEEE 2014.
- [16] Padma Kunthe, Sameena Zafar, Ankita Sharma, "16order IIR filter Design using Vedic Mathematics Technique", International Journal of Engineering Innovation and Research. Volume 3, Issue 2 ISSN: 2277-5668. PP.No.138. 2014.
- [17] Padma Kunthe, Sameena Zafar, Ankita Sharma, "32order IIR filter Design using Vedic mathematics", International Journal of Artificial Intelligence and Mechatronics. Volume 2, Issue 5, ISSN: 2320-5121. 2014.
- [18] Savita Srivastava, Dr. Deepak Nagaria "Design of High Performance FIR filter using Vedic Mathematics in MATLAB", International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering. Vol.3, Issue 10, October 2014. ISSN (print):2320-3765, ISSN(online): 2278-8875.