

The complete schematic of the three stage voltage controlled oscillator is illustrated in Fig. 2. In this figure M1, M2 and R form a Voltage to Current (V-I) converter, to convert V_{ctrl} to the current. This current acts as a bias current for all 3 delay elements in the VCO circuit.




Fig. 2. Schematic of the proposed differential Ring VCO

The control voltage is varied from 0.4 V to 1.6 V. The proposed architecture supports wide-tuning-range also reduces the supply sensitivity.




Fig. 3. Differential delay cell

Table 2. Delay cell dimension and descriptions.

Device Name	Dimensions (W/L)	Description
M1 (NMOS)	2.25 μ m/0.18 μ m	Input transistors designed for required gain and bandwidth.
M2 (NMOS)	2.25 μ m/0.18 μ m	Input transistors designed for required gain and bandwidth.
M5 (NMOS)	2.25 μ m/0.18 μ m	Cross coupled transistor to provide positive feedback.
M6 (NMOS)	2.25 μ m/0.18 μ m	Cross coupled transistor to provide positive feedback.
M3 (PMOS)	8 μ m/0.2 μ m	Load transistor provides designed current for operating frequency.
M4 (PMOS)	8 μ m/0.2 μ m	Load transistor provides designed current for operating frequency.

The complete schematic of the three stage voltage controlled oscillator is illustrated in Fig. 4. In the test set up V-I converter is used to convert V_{ctrl} to the current the current in each delay cell is 2.5mA. The dimensions used in current source circuit is shown in table 3.




Fig. 4. Three stage Ring VCO Test set up

Table 3. Transistors, resistor dimensions and descriptions in V-I converter in test set-up.

Device Name	Dimensions (W/L)	Description
M1 (NMOS)	8 μ m/0.2 μ m	Load transistor provides designed current for operating frequency based upon VCTRL and resistor.
M0 (PMOS)	5 μ m/0.25 μ m	Input transistors designed for required gain and bandwidth.
R0 (149.736 Ω)	3 μ m/5 μ m	Resistor value is shown to operate VCO at 3.4GHz worst case.

3. SIMULATION RESULTS

The process corner simulations were performed on the VCO to determine its performance under different operating conditions. The typical corner (TT) was simulated with supply of 1.8V at 27 °C. The fast corner (FF) was simulated with supply of 1.9V at 0 °C and the slow corner (SS) was simulated with supply of 1.7V at 65 °C. The VCO has been found to work under Process, Voltage and Temperature (PVT) conditions. The variation of VCO frequency at process corners is shown in Fig. 5. The results illustrates that the operating frequency of the VCO is from 2.2 GHz to 4 GHz. The test case setup is done by sweeping the control voltage from 0.7V to 1.2V and performed the transient analysis to capture the linearity of the voltage controlled oscillator. The gain of the VCO is 3.4 GHz/V i.e., (1.7 GHz/0.5V).




Fig. 5. Variation of VCO frequency at process corners

In Fig. 6 the results illustrate that for operating frequency of VCO 2.2 GHz to 4 GHz the corresponding current.




Fig. 6. VCO control voltage Versus Current

In Fig.7 results illustrate VCO output frequency of 4 GHz. The test case is done by giving 1.1V control voltage and transient analysis is performed.




Fig. 7. VCO differential output frequency of 4GHz

In Fig.8 the results illustrate power supply current at VCO output frequency of 4 GHz. The test case is done by giving 1.1V control voltage and transient analysis is performed.




Fig. 8. Power supply current at VCO operating of 4GHz

Table 4 shows that control voltage versus frequency of VCO. The linearity is achieved over a range of frequency from 1.76 GHz to 3.4 GHz. The transistor goes from saturation to triode region if the control voltage crosses 1.15V. So the output frequency of the VCO varies in a nonlinear fashion. In the 3.4 GHz range the VCO is linear.

Table 4. Control voltage versus frequency of VCO

Control Voltage (V_{ctrl})	Frequency (GHz)	Difference (GHz)
0.4	0.043	-
0.5	0.22	-
0.6	0.6	-
0.7	1.13	0.53
0.8	1.76	0.63
0.9	2.417	0.657
1	3.048	0.631
1.1	3.616	0.568
1.2	4.098	0.482
1.3	4.4769	0.3789
1.4	4.733	0.2561
1.5	4.9	0.167
1.6	4.99	0.09

The phase noise of the Proposed VCO is -140 dBc/Hz (SS-corner) at 3.5 GHz is shown in Fig. 9.




Fig.9. Simulated Phase noise at 3.5GHz for different relative frequencies

Table 5 shows that performance summary of the proposed VCO. The designed VCO is generating a frequency of 3.4 GHz over a temperature range from 0° C to 65 ° C, the linearity is achieved over a range of frequency from 1.5 GHz to 3.8 GHz with 60.52% tuning rang. The gain of the proposed VCO is 3.4 GHz/V.

Table 5. Performance summary of the proposed VCO with process corners.

VCO parameters/Process corners	TT	SS	FF	FNSP	SNFP
Control voltage (Vctrl) (V)	0.9	0.9	0.9	0.9	0.9
Frequency (GHz)	3.42	2.8	4	3.52	3.28
Linearity (GHz)	1.76 to 3.4	1.5 to 3.8	2.5 to 5.2	2.2 to 4.58	1.9 to 4.8
Tuning range (%)	48	60.52	51.9	51.9	60.4
output Noise (dBc/Hz) @3.4GHz	-133	-135	-132	-118	-108
Phase Noise (dBc/Hz) @3.4GHz	-138	-140	-136	-124	-116
Supply voltage (V)	1.8	1.8	1.8	1.8	1.8

The layout of the proposed delay cell and VCO is shown in Fig. 10 and 11 respectively.




Fig. 10. Layout of proposed delay cell




Fig. 11. Layout of proposed VCO

Fig.12 shows the RC (Resistor-Capacitor) extraction of the proposed vco. The number of components present in the extracted view is given in the table 6.




Fig. 12. Extracted view of proposed VCO

Table 6 .Number of components in the extracted view of VCO

Component name	Number of components
NMOS Transistors	50
PMOS transistors	56
Resistor	1
Capacitor	6
Paracitic Capacitors	3112
Paracitic resistors	730

Table 7 shows that performance summary and comparison with recently published VCOs. The designed VCO is generating a frequency of 3.4 GHz and the linearity is achieved over a range of frequency from 1.5 GHz to 3.8 GHz with 60.52% tuning range.

Table 7 .Performance summary and comparison with recently published VCO

4. CONCLUSION

In this paper a three stage ring VCO is designed using differential delay cell in 0.18- μ m CMOS process under the supply voltage of 1.8 V. Carefully choosing the components W/L values, the VCO oscillate around center frequency of 3.4GHz. All resistances and capacitances were extracted from layout such that we can simulate the circuits more accurately with post layout simulations. All transistors in the present design have been sized appropriately to achieve the targeted design. The VCO has been found to work under Process, Voltage and Temperature (PVT) conditions.

5. REFERENCES

- [1] The High Definition Multimedia Interface Specification version 1.4a, <http://www.hdmi.org>.
- [2] Ramanjaneyulu N., Satyanarayana D., Satya Prasad K. (2017) Design of a 3.4 GHz Wide-Tuning-Range VCO in 0.18 μm CMOS. Part of the Lecture Notes in Networks and Systems book series, vol 5, pp 227-234. Springer, Singapore.
- [3] Razavi. B, Lee. K and Yan. Y “Design of high speed, low power frequency dividers and phase locked loops in deep submicron CMOS” IEEE J. Solid-State Circuits, vol. 30, no.2,pp.101–109, 1995.
- [4] Ping-Hsuan Hsieh, Jay Maxey, and Chih-Kong Ken Yang “Minimizing the supply sensitivity of a CMOS ring oscillator through jointly biasing the supply and control voltages”, IEEE J. Solid-State Circuits, vol. 44, no.9, pp. 2488–2495, 2009.
- [5] Jun-Chau Chien, and Liang-Hung Lu “Design of wide-tuning-range millimeter-wave CMOS VCO with a standing-wave architecture,” IEEE J. Solid-State Circuits, vol. 42, no. 9, pp. 1942–1952, Sep. 2007.
- [6] Young-Jin Moon, Yong-Seong Roh, Chan-Young Jeong, and Changsik Yoo , “A 4.39–5.26 GHz LC-tank CMOS voltage-controlled oscillator with small VCO-gain variation,” IEEE Microw. Wireless Compon. Lett., vol. 19, no. 8, pp. 524–526, Aug. 2009.
- [7] Jian-An Hou and Yeong-Her Wang “A 5 GHz differential colpitts CMOS VCO using the bottom PMOS cross-coupled current source,” IEEE Microw. Wireless Compon. Lett., vol. 19, no. 6, pp. 401–403, Jun. 2009.
- [8] José Luis González, Franck Badets, Baudouin Martineau, and Didier Belot “A 56-GHz LC-tank VCO with 17% tuning range in 65-nm bulk CMOS for wireless HDMI,” IEEE Trans. Microw. Theory Techn., vol. 58, no. 5, pp. 1359–1366, May 2010.
- [9] Meng-Ting Hsu and Po-Hung Chen, “5G Hz low power CMOS LC VCO for IEEE 802.11a application,” in Proc. Asia-Pacific Microw. Conf., Dec. 2011, pp. 263–266
- [10] Zuow-Zun Chen and Tai-Cheng Lee “The design and analysis of dual-delay-path ring oscillators” IEEE Trans Circuits Syst.I, vol.58, no.3, pp. 470–478, March 2011
- [11] Pei-Kang Tsai and Tzuen-His Huang, “Integration of current-reused VCO and frequency tripler for 24-GHz low-power phase-locked loop applications,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 59, no. 4, pp. 199–203, Apr. 2012.
- [12] Qiyang Wu, Salma Elabd, Tony K. Quach, Aji Mattamana, Steve R. Dooley, Jamin McCue, Pompei L. Orlando, Gregory L. Creech and Waleed Khalil., “A–189 dBc/Hz FOMT wide tuning range Ka-band VCO using tunable negative capacitance and inductance redistribution,” in Proc. IEEE Radio Freq. Integr. Circuits (RFIC) Symp., Jun. 2013, pp. 199–202.
- [13] Heein Yoon, Yongsun Lee, Jae Joon Kim, and Jaehyouk Choi, “A wideband dual-mode LC-VCO with a switchable gate-biased active core,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 61, no. 5, pp. 289–293, May 2014.