CFP last date
20 May 2024
Call for Paper
June Edition
IJCA solicits high quality original research papers for the upcoming June edition of the journal. The last date of research paper submission is 20 May 2024

Submit your paper
Know more
The week's pick
Responsive image
Enhancing Privacy Preservation: Multi-Attribute Protection with P-Sensitive K-Anonymity

Twinkle Patel Kiran Amin
Random Articles
Reseach Article

Sine and Cosine Generator and FIR Filter Designing based on CORDIC Algorithm

by Shalini Rai, Rajeev Srivastava
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 176 - Number 9
Year of Publication: 2017
Authors: Shalini Rai, Rajeev Srivastava
10.5120/ijca2017915602

Shalini Rai, Rajeev Srivastava . Sine and Cosine Generator and FIR Filter Designing based on CORDIC Algorithm. International Journal of Computer Applications. 176, 9 ( Oct 2017), 31-36. DOI=10.5120/ijca2017915602

@article{ 10.5120/ijca2017915602,
author = { Shalini Rai, Rajeev Srivastava },
title = { Sine and Cosine Generator and FIR Filter Designing based on CORDIC Algorithm },
journal = { International Journal of Computer Applications },
issue_date = { Oct 2017 },
volume = { 176 },
number = { 9 },
month = { Oct },
year = { 2017 },
issn = { 0975-8887 },
pages = { 31-36 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume176/number9/28586-2017915602/ },
doi = { 10.5120/ijca2017915602 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-07T00:42:05.230430+05:30
%A Shalini Rai
%A Rajeev Srivastava
%T Sine and Cosine Generator and FIR Filter Designing based on CORDIC Algorithm
%J International Journal of Computer Applications
%@ 0975-8887
%V 176
%N 9
%P 31-36
%D 2017
%I Foundation of Computer Science (FCS), NY, USA
Abstract

Field Programmable Gate Array (FPGA) technology is the popular platform for the designing of higher speed of algorithms which are used in the field of the signal processing. There are various applications which are designed by the scientist on the FPGA platform such that digital filters, their sampling rates are more than the available digital filter DSP chip. FPGA implemented digital filter has higher flexibility, low cost than the available DSP chips. In Digital signal processing area and VLSI technology there are various algorithm for the production of the high speed VLSI different circuits. Among these the CORDIC algorithm [1, 5] is most popular for the designing of the high speed VLSI architecture. For the reduction of occupied space and energy consumption we design the scale free CORDIC architecture. This paper proposed a CORDIC pipelined architecture. By this architecture we compute the sine cosine function, and also we design the high pass FIR Filter by using VHDL language. The sine cosine generator and high pass FIR filter have synthesized by using typical and scale free CORDIC algorithm. These designing are simulated and tested on FPGA Virtex 4 device. These codes have synthesized using Xilinx ISim 13.1 simulator software. We also discuss about the total energy consumption, plot of output of the Filter and their analysis. Give the relative examination of the typical CORDIC algorithm and scale free CORDIC algorithm based designing.

References
  1. J.E.Volder, “The CORDIC trigonometric computing techniques” IRE Transactions on Electronic Computers, vol 8, no.3,pp. 330-334,1959
  2. J.S.Walther, “A unified algorithm for elementary functions”, in proceedings of AFIPS Spring Joint Computer Conference, pp.379-385, May 1971.
  3. Y.H.HU, “CORDIC based VLSI architecture for digital signal processing,” IEEE signal processing Magazine, vol.9, no.3, pp16-35, 1992.
  4. Ray Andraka, Andraka consulting group, “A Survey of CORDIC Algorithms for FPGA based computers”, in Proceedings of the 6th ACM/SIGDA International
  5. Symposium on Field Programmable Gate Arrays (FPGA‟98), pp. 191-200, February 1998.
  6. J.E.Volder, “The birth of CORDIC”, Journal of VLSI Signal Processing, Vol.25, no.2, pp.101- 105, 2000.
  7. J.S.Walther, “The story of Unified CORDIC”, Journal of VLSI signal processing, vol.25, no.2, pp -107-112, 2000.
  8. Pramod. K. Meher, Javier VALLS, Tso Bing Juang, K.Sridharan, Koushik Maharatna, “50 years of CORDIC Algorithms, Architectures and Applications”, IEEE Transactions on Circuits and System -1: Regulars Papers, vol.56, no.9. September 2009.
  9. B.Laxmi and A.S.Dhar, “CORDIC Architectures: A Survey”, Hindawai Publishing Corporation VLSI Design Volume 2010, Article ID 794891, 19 Pages.
  10. B.Laxmi, A.S.Dhar, “VLSI architecture for low latency radix-4 CORDIC” Computers and Electrical Engineering, Vol-37(2011), pp-1032-1042.
  11. Supriya Aggarwal and Kavita Khare, “Redesigned- Scale Free CORDIC Algorithm Based FPGA Implementation of Window Functions to Minimize Area and Latency” Hindawi Publishing Corporation ,International Journal of Reconfigurable Computing Volume 2012,Article ID 185784,8 pages.
  12. A.S.N.Mokhtar, M.B.I Reaz,K.Chellappan and M.A Mohd Ali, “Scaling Free CORDIC Algorithm Implementation of Sine and Cosine Function .Proceedings of the World Congress on Engineering 2013 Vol II, WCE 2013, July 3-5, London, U.K
  13. Nutan Das, Swarnaprabha Jena , Siba Kumar Panda, “FPGA Implementation of Angle Generator for CORDIC Based High pass FIR Filter Design”, IOSR Journal of Electronics and Communication Engineering(IOSR-JECE) e-ISSN: 2278-2834,p-ISSN: 2278-8735, pp-01-11
  14. Anita Jain, Kavita Khare, Supriya Aggarwal, “A Novel Scaling Free Vectoring CORDIC and its FPGA implementation”, International Journal of Computer Applications (0975-88875) volume 63- No. 14,February 2013.
Index Terms

Computer Science
Information Sciences

Keywords

Scale free CORDIC Algorithm Finite Impulse Response Filter and High Pass Filter.

Powered by PhDFocusTM