The week's pick
Reseach Article
S-Box Design Analysis and Parameter Variation in AES Algorithm
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 60 - Number 2 |
| Year of Publication: 2012 |
| Authors: Rashi Kohli, Divya Sharma, Manoj Kr. Baliyan |
10.5120/9667-4084
|
Rashi Kohli, Divya Sharma, Manoj Kr. Baliyan . S-Box Design Analysis and Parameter Variation in AES Algorithm. International Journal of Computer Applications. 60, 2 ( December 2012), 42-45. DOI=10.5120/9667-4084
Abstract
In this paper fundamental scrutiny of AES algorithm with the non serviceable aspects i. e. elevated performance, high throughput, and area efficiency is offered. A virtual analysis of DES, 3DES and AES is shown. This paper will present the theoretical analysis of parameter variations in the generation of the S-BOX. The Rijndael cipher, premeditated by Joan Daemen and Vincent Rijmen, is particular as authorized Advance Encryption standard (AES) and it is well apt for hardware exercise.
References
- Yusuf Leblebici, Milos Stanisavljevic Saif-ur RehmanVariability "Tolerant Design and Optimization of an Advanced Encryption Standard Core in State-of-the-Art 65nm Technology" August 20,2010
- Liberatori monica, otero Fernando, Bonadero J. C, Castineira, " AES_128 cipher, high speed, low cost FPGA implementation" , [1-4244-0606-4/07]
- AL-Qudah Ibrahim mohammad, DOA, "New S-box design of advance Encryption standard (AES)" Computer Science, Ministry of High Education, Ryiahd Saudi Arabia.
- Hamdan. O. Alanazi, B. B. Zaidan, A. A. Zaidan, Hamid A. Jalab, M. Shabbir and Y. Al-Nabhani, "New Comparative Study between DES, 3DES and AES "[ISSN 2151-9617].
- The Design of Rijndael, Springer-Verlag, 2002.
- A. J. Elbirt, W. Yip, B. Chetwynd, and Christof Paar, ÒAn FPGA Implementation and Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists,Ó in Proceedings of the Third Advanced Encryption Standard (AES) Candidate Conference, 2000, pp. 13Ð27.
- Panu Hämäläinen,Timo Alho,Marko Hännikäinen, and Timo D. Hämäläinen Tampere "Design and Implementation of Low-area and Low-power " University of Technology / Institute of Digital and Computer Systems P. O. Box 553, FI-33101, Tampere, Finland
- M. Kosaraju, varanasi murali, P. Mohanty saraju , "A high performance VLSI Architecture for Advance Encryption Standard (AES) algorithm", 1063-9667/06 (IEEE)
- George N. Selimis?, Athanasios P. Kakarountas, Apostolos P. Fournaris, Athanasios Milidonis, and Odysseas Koufopavlou, Department of Electrical and Computer Engineering, University of Patras, Greece, 26110"A Low Power Design for Sbox Cryptographic Primitive of Advanced Encryption Standard for Mobile End-Users" Journal of Low Power Electronics Vol. 3, 1–10, 2007
Index Terms
Keywords