The week's pick
Random Articles
Reseach Article
Dynamic Partial based Single Event Upset (SEU) Injection Platform on FPGA
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 76 - Number 3 |
| Year of Publication: 2013 |
| Authors: Reza Omidi Gosheblagh, Karim Mohammadi |
10.5120/13227-0653
|
Reza Omidi Gosheblagh, Karim Mohammadi . Dynamic Partial based Single Event Upset (SEU) Injection Platform on FPGA. International Journal of Computer Applications. 76, 3 ( August 2013), 19-24. DOI=10.5120/13227-0653
Abstract
SRAM based FPGAs are attracting considerable interest especially in aerospace applications due to their high re-configurability, low cost and availability. However, these devices are strongly susceptible to space radiation effects which are able to cause unwanted single event upsets (SEUs) in the configuration memory. In order to mitigate the SEU effects, various methods have been investigated in literatures. Fault injection methods are required to evaluate the efficiency of the hardening techniques. This paper has proposed a dynamic partial reconfiguration based fault-injection platform (DPR-FIP) for emulating the SEU faults in FPGA configuration memory. Besides the SEU faults, DPRFIP tool supports cumulative SEU, multi-event upset, and single event transient faults in combinational parts and flip-flops.
References
- G. Foucard, P. Peronnard, and R. Velazco, 2011. Reliability Limits of TMR Implemented in a SRAM-based FPGA: Heavy Ion Measures vs. Fault Injection Predictions. Journal of Electronic Testing, vol. 27, pp. 627-633.
- S. F. Liu, G. Sorrenti, P. Reviriego, F. Casini, J. A. Maestro, and M. Alderighi, 2011. Increasing Reliability of FPGA-Based Adaptive Equalizers in the Presence of Single Event Upsets. IEEE Transactions on Nuclear Science, vol. 58, pp. 1072-1077.
- A. Mohammadi, M. Ebrahimi, A. Ejlali, and S. G. Miremadi, 2012. SCFIT: A FPGA-based fault injection technique for SEU fault model. in Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 586-589.
- R. Omidi Gosheblagh and K. Mohammadi 2012. Designing and implementing a reliable thermal monitoring system based on 1-wire protocol on FPGA for a LEO satellite. Turkish Journal of Science and Technology.
- R. L. Shuler, B. L. Bhuva, P. M. O'Neill, J. W. Gambles, and S. Rezgui, 2009. Comparison of Dual-Rail and TMR Logic Cost Effectiveness and Suitability for FPGAs With Reconfigurable SEU Tolerance. IEEE Transactions on Nuclear Science, vol. 56, pp. 214-219.
- M. Straka, J. Kastil, Z. Kotasek, and L. Miculka, 2013. Fault tolerant system design and SEU injection based testing. Microprocessors and Microsystems, vol. 37, pp. 155-173.
- B. Bridgford, C. Carmichael, and C. W. Tseng, 2008. Single event upset mitigation selection guide. Xilinx Application Note.
- J. A. Clark and D. K. Pradhan, 1995. Fault injection: a method for validating computer-system dependability. Computer, vol. 28, pp. 47-56.
- C. Lopez-Ongil, M. Garcia-Valderas, M. Portela-Garcia, and L. Entrena, 2007. Autonomous Fault Emulation: A New FPGA-Based Acceleration System for Hardness Evaluation. IEEE Transactions on Nuclear Science, vol. 54, pp. 252-261.
- W. Lu and M. Radetzki, 2013. Concurrent and comparative fault simulation in SystemC and its application in robustness evaluation. Microprocessors and Microsystems, vol. 37, pp. 115-128.
- S. Misera, H. T. Vierhaus, and A. Sieber, 2008. Simulated fault injections and their acceleration in SystemC. Microprocessors and Microsystems, vol. 32, pp. 270-278.
- A. Rohani and H. G. Kerkhoff, 2013. Rapid transient fault insertion in large digital systems. Microprocessors and Microsystems, vol. 37, pp. 147-154.
- L. Antoni, R. Leveugle, and B. Feher, 2003. Using run-time reconfiguration for fault injection applications. IEEE Transactions on Instrumentation and Measurement, vol. 52, pp. 1468-1473.
- P. Schumacher, 2012. SEU Emulation Environment. Xilinx Whit Paper.
- Xilinx. UG071: Virtex-4 FPGA Configuration User Guide [Online]. Available: www. xilinx. com
- D. de Andres, J. C. Ruiz, D. Gil, and P. Gil, 2006. Run-Time Reconfiguration for Emulating Transient Faults in VLSI Systems. International Conference on Dependable Systems and Networks (DSN), pp. 291-300.
- Xilinx Corp. , 2009. PlanAhead User Guide. Xilinx product documents, vol. UG632.
- Xilinx Corp. , 2005. Virtex FPGA series configuration and readback. Application Note: Virtex Series, vol. XAPP138.
- Simple-Solutions Corporation Avalible online: www. simple-solution. de.
- U. Legat, A. Biasizzo, and F. Novak, 2012. SEU Recovery Mechanism for SRAM-Based FPGAs. IEEE Transactions on Nuclear Science, vol. 59, pp. 2562-2571.
- B. Dutton, M. Ali, C. Stroud, and J. Sunwoo, 2009. Embedded Processor Based Fault Injection and SEU Emulation for FPGAs. International Conference on Embedded Systems and Applications.
- ISCAS High-Level Models. Available: http://web. eecs. umich. edu/~jhayes/iscas. restore/benchmark. html.
Index Terms
Keywords