Call for Paper - September 2014 Edition
IJCA solicits original research papers for the September 2014 Edition. Last date of manuscript submission is August 20, 2014. Read More

Design, Development and Implementation of ALU, RAM and ROM for 8051 Microcontroller on FPGA using VHDL

Print
PDF
International Journal of Computer Applications
© 2013 by IJCA Journal
Volume 80 - Number 1
Year of Publication: 2013
Authors:
Siddalingesh S. Navalgund
Prakash R. Tonse
10.5120/13823-1280

Siddalingesh S Navalgund and Prakash R Tonse. Article: Design, Development and Implementation of ALU, RAM and ROM for 8051 Microcontroller on FPGA using VHDL. International Journal of Computer Applications 80(1):8-14, October 2013. Full text available. BibTeX

@article{key:article,
	author = {Siddalingesh S. Navalgund and Prakash R. Tonse},
	title = {Article: Design, Development and Implementation of ALU, RAM and ROM for 8051 Microcontroller on FPGA using VHDL},
	journal = {International Journal of Computer Applications},
	year = {2013},
	volume = {80},
	number = {1},
	pages = {8-14},
	month = {October},
	note = {Full text available}
}

Abstract

Reconfigurable systems offer a solution to solve complex problems by combining the speed of hardware with the flexibility of software to improve performance and system performance. Past three decades have seen the introduction of the technology that has radically changed the way one analyses and controls the world around them. A byproduct of Microprocessor development by Intel is the 8051 Microcontroller which finds its use in almost all walks of life. The Microcontrollers are not as well known to the general public, or even the technical community, as are the more glamorous Microprocessors. The public is however very well aware that "something" is responsible for all the Smart VCRs, clock radios, washers and dryers, video games, TVs etc. That "something" is nothing but the Microcontroller. Any Microcontroller consists of three main components viz. , an Arithmetic and Logic Unit (ALU), a Random Access Memory (RAM) and a Read Only Memory (ROM). An ALU is responsible for Arithmetic and Logic operations like addition, subtraction, multiplication, AND, OR, NOT etc operations. RAM is meant for storing and retrieving the data whenever necessary and ROM serves the purpose of storing the definitions pertaining to the executions corresponding to the opcodes. This paper presents the design, development and implementation of an Arithmetic and Logic Unit (ALU), a Random Access Memory (RAM) and a Read Only Memory(ROM) for 8051 Microcontroller on Field Programmable Gate Arrays (FPGA) using VHDL i. e. , VHSIC Hardware Description Language where VHSIC stands for Very High Speed Integrated Circuits. Xilinx Spartan-3 xc3s50pq208-5 has been chosen as the target FPGA device. The device utilizations for ALU, RAM and ROM have been analyzed and tabulated to explore the design space

References

  • Kenneth J Ayala, West Carolina University, "The 8051 Microcontroller, Architecture, Programming and Applications", West Publishing Company, St Paul. ISBN 0-314-77278-2.
  • Online tutorial by MikroElektronika on "Architecture and programming of 8051 MCU's" http://www. mikroe. com/ chapters/view/64/chapter-1-introduction-to-microcontrollers.
  • Shrivastava Purnima, Tiwari Mukesh, Singh Jaikaran and Rathore Sanjay, "VHDL Environment for Floating point Arithmetic Logic Unit - ALU Design and Simulation", Research Journal of Engineering Sciences Vol. 1(2), 1-6, August (2012), ISSN 2278 – 9472,pp: 1-6
  • Shikha Khurana and Kanika Kaur "Implementation Of ALU Using FPGA" ,International Journal of Emerging Trends & Technology in Computer Science (IJETTCS), Volume 1, Issue 2, July – August 2012 ISSN 2278-6856, pp:146-149avel, P. 2007 Modeling and Simulation Design. AK Peters Ltd.
  • Vandana Parihar and Dr. R. C. Jain, "Performance based Configuration and Implementation of Hash Processor" International Journal of Advance Technology & Engineering Research (IJATER) , Vol. 1, Issue 1, November 2011, ISSN NO: 2250-3536. Pp: 54-58.
  • Ashwini S. Deshmukh, "A Novel FPGA based Leading One Anticipation Algorithm for Floating Point Arithmetic Units" International Journal of Reconfigurable and Embedded Systems (IJRES) Vol. 1, No. 1, March 2012, ISSN: 2089-4864 , pp. 19-24. Brown, L. D. , Hua, H. , and Gao, C. 2003. A widget framework for augmented interaction in SCAPE.
  • Suma T. Hegde, Dr. Siva Yellampalli and Nandeesh R, "Design and Implementation of ALU using Redundant Binary Signed Digit", International Conference on VLSI, Communication & Instrumentation (ICVCI) 2011, Proceedings published by International Journal of Computer Applications® (IJCA), pp: 30-35.
  • Geetanjali and Nishant Tripathi, "VHDL Implementation of 32-Bit Arithmetic Logic Unit (ALU " International Journal of Computer Science and Communication Engineering, IJCSCE Special issue on "Emerging Trends in Engineering" ICETIE 2012. Pp: 41-44
  • Mahendra Kumar and Kailash Chandra "Low Power High Performance SRAM Design Using VHDL", Global Journal of Researches in Engineering, Volume 11 Issue 1 Version 1. 0 February, 2011, ISSN: 0975-5861, pp: 21-24
  • Shabana Aqueel and Kavita Khare, "Design and FPGA Implementation of DDR3 SDRAM Controller for High Performance" , International Journal of Computer
  • Prof. Vikas Gupta, Dr Kavita Khare and Dr R. P. Singh "Efficient FPGA Design and Implementation of Digital PID Controllers in Simulink®", International Journal of Recent Trends in Engineering, Vol 2, No. 6, November 2009, pp:147-150
  • Mr. Sumedh. S. Jadhav, and Prof. C. N . Bhoyar, "Implementation of Embedded Multiprocessor Architecture Using FPGA". International Journal of Scientific & Engineering Research, Volume 3, Issue 1, January-2012, ISSN 2229-5518, pp 1-6.
  • Data Sheet of Atmel's AT89S52 Microcontroller. www. atmel. com/images/doc1919. pdf