CMOS Implementation of Serial Flash Analog to Digital Converter

A.V. Bapat
Yeshwantrao Chavan College of Engineering
Wanadongri, Nagpur
India

Dr. A. S. Gandhi
V. N. I. T.
Nagpur
India

Dr. A. M. Dighe
Yeshwantrao Chavan College of Engineering
Wanadongri, Nagpur
India

ABSTRACT
Serial Flash Analog to Digital Converter (ADC) is a topology which uses only N number of comparators for N bit ADC. The said converter is developed and implemented in CMOS for 6 bit resolution. The simulation results are presented for TSMC 0.35 um CMOS technology.

General Terms
Flash, CMOS, Analog to Digital Converter, conversion time.

Keywords: VLSI, Fuzzy Logic, FPGA
VLSI, PMOS, NMOS, ADC, DAC

1. INTRODUCTION
The conventional flash or parallel analog to digital converter is the fastest converter topology available today. However the hardware requirement for it increases exponentially as the number of bits increase. The number of comparators required for N bit ADC is 2^N - 1 [1] [2].

Fig.1 Schematic for Flash AD Converter

The number of resistors is also same as number of comparators. In CMOS technology, these resistors also occupy significant area. Hence Flash ADCs are implemented up to 8 bits resolution. The output of flash converter is typically thermometric code which is converted to binary code using an encoder. The typical schematic for Flash converter is shown in Fig 1. The successive approximation analog to digital converter uses successive approximation register which is essentially synchronous sequential machine. The conversion time for N bit ADC is N T seconds, where T is time period of the clock. As can be seen the hardware requirement is less, only one analog comparator and N bit DAC is required. In addition to digital logic for successive approximation register. Typical schematic for such ADC is shown in Fig 2. It is possible to realize asynchronous version for SAR converter [5].

Fig. 2 Schematic for Successive Approximation ADC

The proposed serial flash conversion technique uses N number of comparators for N bit resolution [3] [7].

2. BUILDING BLOCKS FOR PROPOSED ADC
The blocks required for the proposed ADC are weighted current mirrors, current switches and comparators. The current sources in CMOS technology use two MOS transistors and the multiplication factor of the current depends on W/L ratio of the transistors used. Simple MOS current mirror topology is employed in the proposed ADC. However for higher bit resolution ADCs, cascode current mirrors are preferred [4]. The current steering switch is controlled by output of the comparator and an inverter. The current is either allowed to flow into MOS transistor which is used as resistor or is steered to ground depending on the output state of the comparator.

The CMOS comparator uses PMOS differential pair to achieve input common mode range from 0 to 2.1 volts for supply voltage of 3.3V. The comparator used is designed to give input
resolution of 3 mV. The comparator can resolve 2100mV/3mV ie 700 steps which exceeds requirement for proposed 6 bit resolution. The inverter is formed using transistors M10 and M11. It gives sharper transitions and to rail to rail output. The designed circuit is shown in Fig. 3.

Fig. 3 PMOS Input Comparator with 3mV Resolution

The circuit shown in Fig. 4 has PMOS M1 as current source. NMOS transistors M3 and M4 act as a switch. The current from M1 flows into NMOS M6 if M3 is ON or flows to ground if M4 is ON. M2 and M5 form an inverter. The switch is controlled by output of the comparator Vb0. If output (Vb0) is high, then the current flows into MOS transistor M6. If output of comparator is zero then it flows to ground. The current of PMOS M1 is decided by its gate voltage Vg, the voltage is set to constant value of 2.4 V. It ensures that the transistor remains in saturation. The transistor M6 is working in linear region as Vg=2.4 V. The output voltage Vro will be limited to full-scale voltage of 210mV.

Fig. 4 Circuit for Current Mirror and Steering Switch

The bias source voltage Vg is realized by using two transistors. The voltage VG is decided by W/L ratios of NMOS and PMOS transistors.

3. CONVERSION PRINCIPLE

The Fig. 5 is block-schematic for 4 bit version of the proposed analog to digital convertor. Note that the clock is not required. For analog to digital conversion, number of comparators used is only N= 4 and in case of flash converter we need 2^N-1 = 7 comparators. The thermometer to binary code conversion is eliminated in the proposed scheme. However the number of weighted current sources is factorial n (n!). and number of switches required is factorial n-1 ( (n-1)!). As can be seen the increase in hardware is not exponential with number of bits.

The algorithm for the proposed ADC is based on the fact that successive approximation register ADC can be developed using N number of N bit DACs and N comparators without using successive approximation register. Further it is possible to show that all bits of these DACs are not required to realize this function [3]. The algorithm is developed on this basis.

Consider a case where V_in= 0V. Outputs of all comparators are Low and all the switches ground the current from current sources. The current through R1 through R4 is 8I, 4I, 2I and I, respectively. The four comparators will compare input with four different reference voltages. All the resistors have same value so Vr0= IR4= V_LSB, Vr1= 2 V_LSB, Vr2=4 V_LSB, Vr3=8 V_LSB. All these voltages being greater than zero and connected to inverting terminal of comparators, the output of these comparators will continue to remain zero.

The algorithm for N bit ADC can be stated as under

Let Vr0(t) = V_LSB, Vr1(t) = 2 x V_LSB, Vr2(t) = 4 x V_LSB, and Vr3(t) = 8 x V_LSB. Or, in general, set Vr(n-1)(t) = 2^(n-1) x V_LSB for n=0 to N. Set n = N, number of bits. V_LSB is step size of ADC.

Step 1

Compare input voltage with Vr(n-1)(t) of comparator C(n).

X= n
Y=0

If V_in > Vr(n-1)(t)
Keep output of C(n) comparator High

While  X > 0
Vr(Y) (t+1)= Vr(Y) (t) + 2^(n-1) x V_LSB
Y=Y+1
X=X-1
End while

Else output of C(n)will be LOW

While  X > 0
Vr(Y) (t+1)= Vr(Y) (t)
Y=Y+1
Step 1: $X=X-1$

End if

Step 2: $t=t+1$, $n=n-1$

Step 3: if $n=0$ goto step 4
Else go to Step 1

Step 4: Stop

We demonstrate the working of the algorithm with an example ($N=4$). Let $V_{\text{LSB}} = 10\text{mV}$ and $V_i = 105\text{ mV}$. Assume that initially $V_i=0$ and then changes to $V_i=105\text{ mV}$. When $V_i=0$, outputs of all comparators will be LOW as explained earlier. Values of $V_r0=10\text{ mV}$, $V_r1=20\text{ mV}$, $V_r2=40\text{ mV}$ and $V_r3=80\text{ mV}$. When $V_i$ goes to $105\text{ mV}$

**Iteration 1** $n=4$

Step 1: $(V_i=105\text{mV})>vr3(t)=80\text{mV}$, $c4=\text{high}$
And $V_r0(t+1) = 10\text{mV} + 80\text{ mV} = 90\text{mV}$
$V_r1(t+1) = 20\text{mV} + 80\text{ mV} = 100\text{mV}$
$V_r2(t+1) = 40\text{mV} + 80\text{ mV} = 120\text{mV}$

Step 2: $n=n-1=3$, $t=t+1$ goto step 1

**Iteration 2** $n=3$

Step 1: $(V_i=105\text{mV})>vr2(t)=120\text{mV}$,
No $c3=\text{LOW}$
No change in previous values of $V_r$
So $V_r0(t+1) = 90\text{mV}$
$V_r1(t+1) = 100\text{mV}$

Step 2: $n=n-1=2$, $t=t+1$ goto step 1

**Iteration 3** $n=2$

Step 1: $(V_i=105\text{mV})>vr1(t)=100\text{mV}$,
YES $c2=\text{High}$
Change in previous values of $V_r$ with $2^{(n-1)} V_{\text{LSB}}= 20\text{mV}$

And $V_r0(t+1) = 90\text{mV} + 20\text{mV} = 110\text{mV}$

Step 2: $n=1$, $t=t+1$ goto step 1

**Iteration 4** $n=1$

Step 1: $(V_i=105\text{mV})>vr1(t)=110\text{mV}$,
No $c1=\text{Low}$
No change in previous values of $V_r$

Step 2: $n=0$, $t=t+1$ goto step 4

Step 4: stop

As can be seen outputs of comparators $C4C3C2C1$ will be 1010. This is equivalent of 10 in the range of 0 to 15. The time $t$ and $t+1$ indicate the next value of the output after the delay of the comparators. If there is no change then that delay will be zero. As can be seen, the output settles after maximum of $n$ transitions. This transition delay is decided by comparator delay. Thus maximum time for conversion will be

Conversion time = $(N) (T_{\text{comp}})$, where $T_{\text{comp}}$ is comparator delay.

The conversion time for this ADC is limited by above mentioned delay. Note that the clock is not required to resolve different bits. Since the resolving of the bits is done sequentially from MSB to LSB, the topology is named as asynchronous serial flash ADC. When this converter is used as tracking converter then the conversion time will be much less, as changes will be in the LSB comparators.

4. RESULTS

6 bit asynchronous serial flash analog to digital converter circuit is implemented and simulated for 0.35um TSMC SCNO35 CMOS technology using level 7 (Level 7 for Pspice) spice model for PMOS and NMOS devices. The ramp input voltage $V_i$ is applied from 0 to 220 mV. The waveform for the same is shown with outputs $V_b0$, $V_b1$, and $V_b2$ in Fig. 6 and $V_b3$ and $V_b5$ in Fig. 7.

![Fig. 6 Output Bits Vb0, Vb1, Vb2 for Vin= 0V to 220mV](image-url)
Fig. 7 Output Bits $V_{b3}$, $V_{b4}$, $V_{b5}$ for $V_{in} = 0\text{V}$ to $220\text{mV}$

Fig. 8 Conversion time for output change from 100000 to 011111 and back to 100000

Note that the maximum conversion time of ADC is observed when output changes from 011111 to 100000 and back to 011111 as shown in Fig. 8. The observed maximum delay is 120 ns.

Measurement for differential nonlinearity is plotted as in Fig. 9 and is less than ±0.5 LSB i.e. ±1.5 mV.

Table 1

<table>
<thead>
<tr>
<th>Sr. No</th>
<th>Parameter</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>$V_{dd}$</td>
<td>3.3 V</td>
</tr>
<tr>
<td>2</td>
<td>Resolution</td>
<td>6 bits</td>
</tr>
<tr>
<td>3</td>
<td>Maximum conversion time</td>
<td>120 ns</td>
</tr>
<tr>
<td>4</td>
<td>Power dissipation</td>
<td>4.36 mW</td>
</tr>
<tr>
<td>5</td>
<td>DNL</td>
<td>&lt; ±0.5 LSB</td>
</tr>
<tr>
<td>6</td>
<td>$V_{LSB}$</td>
<td>3 mV</td>
</tr>
</tbody>
</table>

5. CONCLUSION

An Asynchronous serial Flash converter is implemented and simulated for 0.35 micron CMOS technology. The results are satisfactory. The weighted current sources need to be designed individually, as W/L ratios are not exact multiples. This is always the case in analog CMOS design. The conversion time can be further reduced by using fast comparators.
6. REFERENCES


