Abstract

Three-dimensional Network-On-Chips (3D NOC) are the most efficient communication structures for complex multi-processor System-On-Chips (SOC). Such structures utilize short vertical interconnects in 3D ICs together with scalability of NOC to improve performance of communications in SOCs. By scaling trends in 3D integration, probability of fault occurrence increases that leads to low yield of links, especially TSV-based vertical links in 3D NOCs. In this paper, FT-Z-OE (Fault Tolerant Z Odd-Even) routing, a distributed routing to tolerate permanent faults on vertical links of 3D NOCs is proposed. FT-Z-OE is designed to have low overhead because of no need to any routing table or global information of faults in the network. The proposed routing is evaluated using a cycle-accurate network simulator and compared to planar-adaptive routing for a 3D mesh-based network. It is shown that FT-Z-OE significantly outperforms planar-adaptive in the terms of latency and throughput under synthetic traffic patterns.
- Benini, L. and De Micheli, L., 2002, Networks on chips: a new SoC paradigm, Computer
  35 (1), pp. 70-78.
- A. W. Topol, et al., Three-dimensional integrated circuits, IBM J. RES. & DEV 50(4. 5)
- Loi, I., et al., 2008, A Low-overhead Fault Tolerance Scheme for TSV-based 3D
- Dumitras, T. and Marculescu, R., 2003, On-chip stochastic communication, In
  Proceeding of DATE, pp. 790-795.
- Pirretti, M., Link, G. M., Brooks, R. R., Vijaykrishnan, N., Kandemir, M., Irwin, M. J.,
  Computer society Annual Symposium on VLSI, pp. 46 – 51.
  42-47.
- Young Bok, K. and Yong-Bini, K., 2007, Fault Tolerant Source Routing for
  Network-on-chip, In Proceeding of 22nd IEEE International Symposium on Defect and
- Schonwald, T., et al., 2007, Fully adaptive fault tolerant routing algorithm for network on
  chip architecture, In Proceeding of DSD, pp. 527-534.
  41(5), pp. 874-902.
- Chiu, G., 2000, The odd-even turn model for Adaptive Routing, IEEE Transactions on
- Pasrecha, S., et al., 2010, OE+IOE: A Novel Turn Model Based Fault Tolerant Routing
  Scheme for Networks-on-Chip, In Proceeding of ISSS, pp. 24-29.
- Andres, M., et al., 2009, Region based: a mechanism to support efficient routing
  Proceeding of DAC, pp. 260-263.
  fault-tolerant routing algorithm to achieve less latency in NoCs, In Proceeding of IACC, pp.
  278-283.
- Wu, J., 2003, A fault-tolerant and deadlock-free routing protocol in 2D meshes based on
  odd-even turn model,” IEEE Transactions on Computers 52 (9), pp. 1154-1169.
- Boppana, R. V. and Chalasani, S., 1995, Fault-tolerant wormhole routing algorithms
  networks for multiprocessors, In Proceeding of the 19th Annual International symposium on
  computer architecture, pp. 268-277.
  based on intermediate nodes, In Proceeding of IFIP International Conference on Network and
- https://noc.s.stanford.edu/

Index Terms

- Computer Science
- Networks

Keywords

- Three Dimensional Network on Chip
- 3D Integrated Circuits
- System on Chip
- Fault Tolerant Routing

TSV-based Links.