Abstract

In this Technical era the high speed and low area of VLSI chip are very very essential factors. Day by day number of transistors and other active and passive elements are drastically growing on VLSI chip. All the processors of the devices adders and multipliers are played an important role. Adder is a striking element for the designing of fast multiplier. Ultimately here need a fast adder for high bit addition. In this paper, proposed Kogge-Stone adders are used for binary addition to reduce the size and increase the efficiency or processors speed. Proposing Kogge stone adder provides less components, less path delay and better speed compare to other existing Kogge Stone adder and other adders. Here we are comparing the Kogge Stone adders of different-different word size from other adders. The design and experiment can be done by the aid of Xilinx 14.2i Spartan 3E device family.

References

An Efficient Processing by using Kogge-Stone High Speed Addition Technique

Journal of Systems, Algorithms and Applications, Volume 2, Issue ICAEM12, ISSN Online: 22772677..


3. Akhilesh Tyagi, 1990. A Reduced Area Scheme for Carry-Select Adders, IEEE International Conference on Computer design, pp.255-258..


Index Terms

Computer Science Information Sciences

Keywords