FPGA Implementation of Ring and Star NoC Architectures

Ashish Valuskar Research Scholar ECE Department MANIT Bhopal M.P, India Madhu Shandilya Professor ECE Department MANIT Bhopal M.P. India Arvind Rajawat Professor ECE Department M.P. India MANIT Bhopal

ABSTRACT

Network on Chip Architecture (NoC) is considered as the next generation interconnects systems for multiprocessor systems-on-chip. Selection of the network architecture and mapping of IP nodes onto the NoC topology are two important research topics. In this paper, we proposed an implementation of a Ring and Star NoC architecture using store and forward technique.

Keywords

NoC, Router, XYAlgorithm, Ring, Star

1. INTRODUCTION

The NoC solution provides higher communication scalability, flexibility, predictability, power efficiency and support of Quality-of-Service (QoS).

With the advancement in deep-submicron technology it is now feasible to have huge number of transistors on a single chip now. This allows the present day designers to integrate tens or hundreds of IP blocks together with large amounts of embedded memory. These IP can be CPU or DSP cores, video streaming processors, high-bandwidth I/O, etc [1].

Network on chip [2] is described in terms of the interconnection network topology, switching mechanism, routing, flow control, queuing (buffering) and scheduling. Network topology refers to the arrangement and type of interconnection of the nodes. Various network topologies include mesh, torus, hypercube, fat-tree, ring and star. Switching refers to the mechanism of moving data from a source to a destination node. In NoC packet transfer can be done using routers. Store and forward is the simplest routing mechanism and its latency is proportional to packet size. Although there are certain buffer requirements depending on specific applications, store and forward does not reserve channels, and hence it does not lead to idle physical channels [3].

The rest of the paper is organized as follows: section 2 describes the related work, section 3 describes the network topology, section 4 describes the router architecture, section 5 describes the routing algorithm, section 6 and 7 describes the implementation of ring and star NoC architectures, section 8 we present simulation results. Section 9 concludes the paper.

2. RELATED WORK

Much research has been done on NoC[5],[6],[7][4] but the focus is mostly on the dynamics of the network(e.g., efficient network interface, routing algorithm, deadlock avoidance ,flow control), ASIC technology, simulation models, or they focus on the most common single network topology i.e. mesh.

In this section 2 we present examples of typical research on NoCs, and how it relates to this study. In Brebner and Levi [4] theydiscuss NoC implementations on FPGAs, but their focus is on the issues of using packet switching on a mesh topology in the FPGA and on implementing crossbar switches in the routing structure of the FPGA. Most NoC work assumes ASIC implementations and there are numerous studies including work on mesh topologies [5] [6] and fat trees [7]. Other studies on NoCs are done using register-transfer-level simulations [7] and simulation models [8], but they do not show the implementations of ring and star network topologies and how well they can be mapped to an FPGA.

3. NETWORK TOPOLOGY

The topology of a NoC specifies the physical organization of the interconnection networks. It defines how nodes, switches and links are connected to each other. Topology for NoCs can be classified into two broad categories:

1) Regular Topologies. Mesh like, fat tree, ring, torus or star are examples of regular topologies.

2) Irregular topologies .Custom designs or application oriented designs.

Topologies can also be classified into networks where each node is connected to at least one core

Direct network topologies, in direct topologies all nodes are attached to a computational or memory core. Mesh, torus or rings are examples of direct topologies.

Indirect network topologies. In indirect topologies not all nodes are attached to a core. Trees or Star topologies are examples of indirect networks. [10]



Figure 1: Some basic network topologies. a) Mesh (upleft), b) Torus(up-middle), c) Ring (up-right), d) Fat-tree (down-left), e) Custom (down-middle), and f) Star (downright). All links are bidirectional [10]

4. ROUTER ARCHITECTURE

A router has a set of ports, namely, Local (L), North (N), East (E), South(S) and West (W), to communicate with the local logic element and the neighboring routers. It receives the incoming packets and forwards them to the appropriate port. Buffers are present at various ports to store the packets temporarily. Control logic will be present to take routing decisions and arbitration decisions. The router consists of Input Channel, Output Channel, Crossbar Switch and Round Robin Arbiter. In this work, we implement both ring and star topology using store and forward based router architecture. [11].In NoC router a packet is divided into multiple flits (flow control units).A flit is an elementary packet on which link flow control operations are performed. Each flit is made up of one or more phits (physical units).The flit size is 8 bit.

5. ROUTING ALGORITHM

Routing algorithms significantly affect the performance of aNoC.Most of the existing NoC architectural proposals advocate distributed routing algorithms for building NoC platform. The XY routing algorithm is one kind of distributed deterministic routing algorithms. Flits are first routed in the X direction, until reaching the Yd coordinate, and afterwards in the Y direction, if some network hop is in use by another packet, the flit remains blocked in the switch until the path is released.



Figure 2: Router Architecture [9]

6. IMPLEMENTATION OF RING NoC ARCHITECTURE

Figure 3: 9 node Ring Topology Implementation

The routers R1, R2, R3, R4, R5, R6, R7, R8, and R9 are connected to each other and Router 9 is connected back to Router 1.

7. IMPLEMENTATION OF STAR NoC ARCHITECTURE

5 node star NoC architecture is implemented. In this architecture R1, R2, R3, R4, R5 are connected to one central router R.



Figure 4: 5 nodes Star Topology

8. SIMULATION AND RESULTS

The NoC router based on store and forward technique for ring and star architectures is implemented in VHDL and simulated in ISE Xilinx 13.1.In this work the data width is fixed at 8 bits. The flow control mechanism is handshake. Both the input and output channels are buffered, so as to minimize the blockages in a store and forward buffering scheme. The synchronous FIFO (ver 8.1) from Xilinx logic CORE is used. The table 1 and 2 given below the device utilization summary of Ring and Star NoC topology using Spartan 6XC6SLX150 device.

Ring NoC Architecture

Table 1:- Device Utilization Summary of Ring Topology

Logic	Used	Available	Utilization
Utilization			
No. of Slice	3149	184304	1%
Registers			
Number of	9243	92152	10%
Slice LUT's			
Number of	2903	9489	30%
fully used			
LUT-FF pair			
Number of	165	338	48%
bonded IOBs			

STAR NoC Architecture

Table 2:-Device Utilization Summary of Star Topology

Logic	Used	Available	Utilization
Utilization			
No. of Slice	3538	184304	1%
Registers			
Number of	11902	92152	12%
Slice LUT's			
Number of	3279	12161	26%
fully used			
LUT-FF pair			
Number of	101	338	29%
bonded IOBs			

9. CONCLUSION

Researchers implemented the Ring and Star NoC Architectures mostly using simulators or Virtual Channel based router. But in this paper we implemented the Ring and Star NoC architecture using store and forward based router architecture and simulated on Xilinx ISE 13.1.

10. REFERENCES

- P. Guerrier, A. Greiner, "A generic architecture for onchip packet-switched interconnections," in Proceedings of the Automation and Test in Europe Conference and Exhibition, 2000, pp. 250-256.
- [2] J. Duato and L. Ni S. Yalamanchili. Interconnect Networks: An Engineering Approach. In IEEE CS Press, 1998.
- [3] Nikolay Kavaldjiev and Gerard J.M. Smit. A survey of efficient on-chip communications for SoC. In PROGRESS 2003 Embedded Systems Symposium, October 2003.
- [4] G. Brebner and D. Levi, "Networking on chip with platform fpgas,"in Field-Programmable Technology (FPT), Proceedings. 2003 IEEE International Conference on, July 2003, pp. 13–20.
- [5] S. Kumar, A. Jantsch, J. Soininen, M. Forsell, M. Millberg, J. Oberg,K. Tiensyrja, and A. Hemani, "A network on chip architecture and design methodology," in VLSI, 2002. Proceedings. IEEE Computer Society Annual Symposium on. Pittsburgh, USA: IEEE Computer Society, 2002,pp. 105–112.
- [6] W. J. Dally and B. Towles, "Route packets, not wires: on-chip interconnection networks," in DAC '01: Proceedings of the 38th conference on Design automation. New York, NY, USA: ACM Press, 2001, pp.684–689.

- [7] A. Adriahantenaina, H. Charlery, A. Greiner, L. Mortiez, and C. A.Zeferino, "Spin: A scalable, packet switched, on-chip micro-network,"in DATE '03: Proceedings of the conference on Design, Automation andTest in Europe. Washington, DC, USA: IEEE Computer Society, 2003, p. 20070-20070.
- [8] T Kogel, M. Doerper, A. Wieferink, R. Leupers, G. Ascheid, H. Meyr,and S. Goossens, "A modular simulation framework for architecturalexploration of onchip interconnection networks," in CODES+ISSS '03: Proceedings of the 1st IEEE/ACM/IFIP international conference onHardware/software codesign and system synthesis. New York, NY, USA: ACM Press, 2003, pp. 7–12.
- [9] B.Sethuraman, "Novel Methodologies for performance and power efficient Reconfigurable Network on Chip", IEEE International conference on Field Programmable Logic and Applications, 2006, pp.1-2, 2006.
- [10] Eduard Fernandez Alonso, David Castellas-Rufas, Jauma Joven, Jordi Carrabina, "Survey of NoC Programming Models proposals for MPSoC", IJCSI International Journal of Computer Science Issues, Vol. 9, Issue 2, No 3, March 2012, pp-22-32.
- [11] Ashish Valuskar, Madhu Shandilya, Arvind Rajawat, "Analysis of Mesh Topology of NoC for Blocking and Non-blocking Technique", IJCA Volume 70-No.14, May 2013.