Abstract

Multipliers being the key components of various applications and the throughput of applications depends on Arithmetic and logic units (ALU), Digital signal processing blocks and Multiplier and accumulate units. Vedic Multiplier has become highly popular as a faster method for computation and analysis. So that the latency of conventional multiplier can be reduced. Here the vedic mathematic Sutra- ‘Urdhva Tiryagbhyam’ and Nikhilum are used for efficient multiplication. The main parameters for improvement are speed, delay, hardware complexity. From this review, the conclusion regarding how well a challenge has been solved, and recognize prospective research areas that require auxiliary effort.

References

2, Issue 3, March 2012 1 ISSN 2250-3153

2. Shishir Kumar Das1 and Ankit Kumar Singh2 “Design and Implementation of Low Power Multiplier Using Vedic Multiplication Technique”

3. 1S. S. Kerur, 1Prakash Narchi, 1Jayashree C N, 2Harish M Kittur and 3Girish V A “Implementation of Vedic Multiplier for Digital Signal Processing”.


**Index Terms**

Computer Science

Information Sciences

**Keywords**
Vedic multiplier, Nikhilum, Urdhva Tiryakbhyam