

# Design of a Three Stage Ring VCO in 0.18 $\mu\text{m}$ CMOS under PVT Variations

N. Ramanjaneyulu  
Research Scholar  
JNT University, Kakinada,  
Andhra Pradesh, India.

D. Satyanarayana  
Professor, Dept. of ECE  
RGM CET, Nandyal,  
Andhra Pradesh, India.

K. Satya Prasad  
Professor, Dept. of ECE  
JNTUCEK, Kakinada,  
Andhra Pradesh, India.

## ABSTRACT

This paper describes the design of a 3.4 GHz three stage Ring Voltage Controlled Oscillator (VCO). In order to achieve wide tuning range at giga hertz frequencies a three stage ring oscillator based VCO is designed using differential delay cell. The linearity is achieved over a wide-tuning range from 1.5 GHz to 3.8 GHz while maintain the phase noise -116 dBc/Hz at 3.4GHz. The designed VCO is simulated using Cadence 0.18- $\mu\text{m}$  CMOS process and VCO consumes 8.58 mA current and 15.4mW power from a 1.8V power supply. The designed VCO is generating a frequency of 3.4 GHz over a temperature range from 0° C to 65° C. The VCO has been found to work for all Process (Typical, Slow and Fast corners), Voltage and Temperature (PVT) conditions.

## Keywords

Delay cell, Ring oscillator, Voltage Controlled Oscillator, Communication systems.

## 1. INTRODUCTION

Oscillators are the fundamental part in many electronic systems The High-Definition Multimedia Interface (HDMI) is used for transmitting digital television audiovisual signals from DVD players, set-top boxes and other audiovisual sources to television sets, projectors and other video displays [1]. The required specifications as per the HDMI Specification version 1.4 are given in the table 1.

Table 1. HDMI 1.4 specifications

Parameter	value
Supply voltage	3.3V
Data rate	3.4GB/s
Tx signal swing(single ended)	400mV to 600mV
Single ended high level output voltage $V_H$	3.1 V to 3.3 V
Single ended low level output voltage $V_L$	2.6 V to 2.9V
Rise time/Fall time	>75ps

HDMI requires a 3.4 GHz clock generator circuit to generate data rate at 3.4 GB/s , so the oscillator center frequency should be 3.4GHz. The proposed VCO is achieved 3.4 GHz frequency with wide-tuning rang, better phase noise and work PVT variations. The VCO is designed so that the schematic, layout results are match and should be able to withstand the PVT conditions.

This paper is organized as follows. Section 2 describes the proposed ring VCO. Simulation results are given in Section 3 and the conclusion is given in Section 4.

## 2. PROPOSED RING VCO

The differential delay stage strength is that ideally noise on the supply appears as common-mode on both outputs and is rejected by next stage in a chain. The VCO is designed using delay cells; the schematic of delay cell is shown in Fig. 1 and 3. The delay cell consists of 6 transistors; in this M1 & M2 NMOS input transistors designed for required gain and bandwidth. M5 & M6 NMOS cross coupled transistors to provide positive feedback. M3 & M4 PMOS transistors serving as current source loads and provide designed current for operating frequency. The current is used by the delay cell to produce output frequencies [2]. The operating frequency is nominally controlled by adjusting the PMOS transistors current. Cross-coupled pairs are adopted to guarantee oscillation with differential outputs. The design is similar to the Lee–Kim delay cell. Unlike the Lee–Kim cell, NMOS transistors are used in the cross-coupled pairs instead of PMOS transistors for a higher operating frequency [3]. The existence of the zero supply sensitivity and the magnitude of both the positive and negative supply sensitivity depend on the design parameters such as the transistors' width, length and the P/N size ratio of the delay-cell transistors [4]. The operation of the delay cell can be described as follows: by changing the control voltage on the gate of MP3 and MP4 PMOS transistors the charge up current of the delay cell output load is changed. By changing the channel conductance of PMOS devices, the output frequency can be tuned between maximum and minimum frequency values. By changing the delay time of the delay cells the frequency of the whole VCO is controlled the NMOS cross coupled pair also reduces the supply sensitivity. The dimensions used in delay cell circuit are shown in table 2.




Fig. 1 Schematic of Differential Delay Cell






Fig. 5. Variation of VCO frequency at process corners

In Fig. 6 the results illustrate that for operating frequency of VCO 2.2 GHz to 4 GHz the corresponding current.




Fig. 6. VCO control voltage Versus Current

In Fig.7 results illustrate VCO output frequency of 4 GHz. The test case is done by giving 1.1V control voltage and transient analysis is performed.




Fig. 7. VCO differential output frequency of 4GHz

In Fig.8 the results illustrate power supply current at VCO output frequency of 4 GHz. The test case is done by giving 1.1V control voltage and transient analysis is performed.





Fig. 8. Power supply current at VCO operating of 4GHz

Table 4 shows that control voltage versus frequency of VCO. The linearity is achieved over a range of frequency from 1.76 GHz to 3.4 GHz. The transistor goes from saturation to triode region if the control voltage crosses 1.15V. So the output frequency of the VCO varies in a nonlinear fashion. In the 3.4 GHz range the VCO is linear.

Table 4. Control voltage versus frequency of VCO

Control Voltage ( $V_{ctrl}$ )	Frequency (GHz)	Difference (GHz)
0.4	0.043	-
0.5	0.22	-
0.6	0.6	-
0.7	1.13	0.53
0.8	1.76	0.63
0.9	2.417	0.657
1	3.048	0.631
1.1	3.616	0.568
1.2	4.098	0.482
1.3	4.4769	0.3789
1.4	4.733	0.2561
1.5	4.9	0.167
1.6	4.99	0.09

The phase noise of the Proposed VCO is -140 dBc/Hz (SS-corner) at 3.5 GHz is shown in Fig. 9.




**Fig.9. Simulated Phase noise at 3.5GHz for different relative frequencies**

Table 5 shows that performance summary of the proposed VCO. The designed VCO is generating a frequency of 3.4 GHz over a temperature range from 0° C to 65 ° C, the linearity is achieved over a range of frequency from 1.5 GHz to 3.8 GHz with 60.52% tuning rang. The gain of the proposed VCO is 3.4 GHz/V.


**Table 5. Performance summary of the proposed VCO with process corners.**

VCO parameters/Process corners	TT	SS	FF	FNSP	SNFP
Control voltage (Vctrl) (V)	0.9	0.9	0.9	0.9	0.9
Frequency (GHz)	3.42	2.8	4	3.52	3.28
Linearity (GHz)	1.76 to 3.4	1.5 to 3.8	2.5 to 5.2	2.2 to 4.58	1.9 to 4.8
Tuning range (%)	48	60.52	51.9	51.9	60.4
output Noise (dBc/Hz) @3.4GHz	-133	-135	-132	-118	-108
Phase Noise (dBc/Hz) @3.4GHz	-138	-140	-136	-124	-116
Supply voltage (V)	1.8	1.8	1.8	1.8	1.8

The layout of the proposed delay cell and VCO is shown in Fig. 10 and 11 respectively.




**Fig. 10. Layout of proposed delay cell**



**Fig. 11. Layout of proposed VCO**

Fig.12 shows the RC (Resistor-Capacitor) extraction of the proposed vco. The number of components present in the extracted view is given in the table 6.



**Fig. 12. Extracted view of proposed VCO**

Table 6 .Number of components in the extracted view of VCO

Component name	Number of components
NMOS Transistors	50
PMOS transistors	56
Resistor	1
Capacitor	6
Paracitic Capacitors	3112
Paracitic resistors	730

Table 7 shows that performance summary and comparison with recently published VCOs. The designed VCO is generating a frequency of 3.4 GHz and the linearity is achieved over a range of frequency from 1.5 GHz to 3.8 GHz with 60.52% tuning range.

Table 7 .Performance summary and comparison with recently published VCO

#### 4. CONCLUSION

In this paper a three stage ring VCO is designed using differential delay cell in 0.18- $\mu$ m CMOS process under the supply voltage of 1.8 V. Carefully choosing the components W/L values, the VCO oscillate around center frequency of 3.4GHz. All resistances and capacitances were extracted from layout such that we can simulate the circuits more accurately with post layout simulations. All transistors in the present design have been sized appropriately to achieve the targeted design. The VCO has been found to work under Process, Voltage and Temperature (PVT) conditions.

## 5. REFERENCES

- [1] The High Definition Multimedia Interface Specification version 1.4a, <http://www.hdmi.org>.
- [2] Ramanjaneyulu N., Satyanarayana D., Satya Prasad K. (2017) Design of a 3.4 GHz Wide-Tuning-Range VCO in 0.18  $\mu\text{m}$  CMOS. Part of the Lecture Notes in Networks and Systems book series, vol 5, pp 227-234. Springer, Singapore.
- [3] Razavi. B, Lee. K and Yan. Y “Design of high speed, low power frequency dividers and phase locked loops in deep submicron CMOS” IEEE J. Solid-State Circuits, vol. 30, no.2,pp.101–109, 1995.
- [4] Ping-Hsuan Hsieh, Jay Maxey, and Chih-Kong Ken Yang “Minimizing the supply sensitivity of a CMOS ring oscillator through jointly biasing the supply and control voltages”, IEEE J. Solid-State Circuits, vol. 44, no.9,pp.2488–2495,2009.
- [5] Jun-Chau Chien, and Liang-Hung Lu “Design of wide-tuning-range millimeter-wave CMOS VCO with a standing-wave architecture,” IEEE J. Solid-State Circuits, vol. 42, no. 9, pp. 1942–1952, Sep. 2007.
- [6] Young-Jin Moon, Yong-Seong Roh, Chan-Young Jeong, and Changsik Yoo , “A 4.39–5.26 GHz LC-tank CMOS voltage-controlled oscillator with small VCO-gain variation,” IEEE Microw. Wireless Compon. Lett., vol. 19, no. 8, pp. 524–526, Aug. 2009.
- [7] Jian-An Hou and Yeong-Her Wang “A 5 GHz differential colpitts CMOS VCO using the bottom PMOS cross-coupled current source,” IEEE Microw. Wireless Compon Lett., vol. 19, no. 6, pp. 401–403, Jun. 2009.
- [8] José Luis González, Franck Badets, Baudouin Martineau, and Didier Belot “A 56-GHz LC-tank VCO with 17% tuning range in 65-nm bulk CMOS for wireless HDMI,” IEEE Trans. Microw. Theory Techn., vol. 58, no. 5, pp. 1359–1366, May 2010.
- [9] Meng-Ting Hsu and Po-Hung Chen, “5G Hz low power CMOS LC VCO for IEEE 802.11a application,” in Proc. Asia-Pacific Microw. Conf., Dec. 2011, pp. 263–266
- [10] Zuow-Zun Chen and Tai-Cheng Lee “The design and analysis of dual-delay-path ring oscillators” IEEE Trans Circuits Syst.I,vol.58,no.3,pp. 470–478 ,march 2011
- [11] Pei-Kang Tsai and Tzuen-His Huang, “Integration of current-reused VCO and frequency tripler for 24-GHz low-power phase-locked loop applications,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 59, no. 4, pp. 199–203, Apr. 2012.
- [12] Qiyang Wu, Salma Elabd, Tony K. Quach, Aji Mattamana, Steve R. Dooley, Jamin McCue, Pompei L. Orlando, Gregory L. Creech and Waleed Khalil., “A–189 dBc/Hz FOMT wide tuning range Ka-band VCO using tunable negative capacitance and inductance redistribution,” in Proc. IEEE Radio Freq. Integr. Circuits (RFIC) Symp., Jun. 2013, pp. 199–202.
- [13] Heein Yoon, Yongsun Lee, Jae Joon Kim, and Jaehyouk Choi, “A wideband dual-mode LC-VCO with a switchable gate-biased active core,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 61, no. 5, pp. 289–293, May 2014.