Abstract

In digital domain applications SRAM-based FPGAs are increasingly becoming more popular and the most essential analyses is to verify the performance of the system whether fault occurred. The error models of SRAM-based due to SEUs are more complicated. The cell library and synthesis tools are developed based on pass-transistor, to clarify the potential of top-down pass-transistor logic. The paper focus on fault tolerant technique implied on software, an extensive approach for Static Random Access Memory SRAM block in multi core architectures using ‘n’ transistor technique. The SRAM circuit is tested for its functionality. The n transistor techniques use a software-centric approach transient fault tolerance, which makes certain for perfect execution of software. In this approach the applied methodology for SRAM accessible in the processor. Presented our fault tolerance techniques for detection of transient errors in the processors. Implementing this combination has resulted in 100% fault detection for the techniques applied various applications. Comparative results display a distinguished advantage of the proposed technique which could be combined with data flow techniques, and can have high detection ratios for real applications.
References

1. Alex Shye, Student Member, IEEE, Joseph Blomstedt (2013), ‘PLR: A Software Approach to Transient Fault Tolerance for Multi-core Architectures’ IEEE transaction on dependable and secure computing.


8. Lau Cheuk Lung1, Fabio Favarim2, Giuliani Teixeira Santos1, Miguel Correia3 (Sep .2004.), ‘An Infrastructure for Adaptive Fault Tolerance on FT-CORBA ‘.


Index Terms

Computer Science

Circuits and Systems

Keywords

SRAM, Fault Tolerance, Process Level Redundancy, Pass Transistor Logic.