# Efficient Implementation of Complex Matrix Inversion for LMMSE Decoder 

Vijaykumar S. Shirwal<br>Research Student, Department of Technology<br>Shivaji University, Kolhapur<br>Maharashtra, India

Mahesh S. Chavan<br>Professor in Electronics Engineering Department<br>KIT's College of Engineering, Kolhapur<br>Maharashtra, India


#### Abstract

In the high speed wireless communication system most commonly used linear detector is a linear minimum mean square error (LMMSE) due to its low complexity. In this paper the decoder is designed for the MIMO-OFDM based system considering the mobile terminal downlink scenario. This MIMO decoder demands the complex matrix inversion. To invert large matrices, systolic array based QR decomposition (QRD) is usually used. However, the matrices involved in MIMO-OFDM based mobile terminal is generally small, hence QRD is not necessarily efficient. In this paper a proposed complex matrix inversion method is Alamouti blockwise analytic matrix inversion (ABAMI), which achieves good trade-off between performance and silicon area compared to the prior work. This matrix inversion method used to implement LMMSE decoder makes it more flexible and faster.


## General Terms

Linear minimum mean square error (LMMSE), QR decomposition (QRD), Alamouti blockwise analytic matrix inversion (ABAMI)

## Keywords

VLSI, MIMO-OFDM, STBC

## 1. INTRODUCTION

MIMO technologies have been adopted at the forefront of next generation wireless communication to decide the wireless standards. MIMO along with OFDM is a promising technology, mostly adopted in the wireless standard such as WiMAX and 3GPP LTE to increase the spectral efficiency. The 3GPP LTE radio access technology, use MIMO-OFDM technologies to achieve high data rate of the target of 100Mbits/s for the downlink scenario. According to the LTE and WiMAX standards $2 \times 2$ and $4 \times 2$ MIMO schemes are preferred as good trade-off between the complexity and performance gain.
Here, the MIMO-OFDM technology used for the mobile terminal by considering downlink scenario. The baseband processing of a MIMO system involves complex valued matrix inversion and matrix multiplication. This signal processing needs large computing power as compared to the single antenna system. As the mobile terminal is battery operated, hence the power is limited. The other problem is to increase the number of antennas at the mobile terminals is due to lack of space availability and integration cost, but increase in the number of antennas at the base station is more practical. This scenario will help to increase the diversity gain and data rate, in the Multi-user STBC. The maximum number of antennas in the mobile handset will be restricted to four in the near future. In most of the prior work either $4 \times 4$ MIMO systems or $2 \times 2$ MIMO systems are greatly adopted. The

MIMO-OFDM receiver involves the complex matrix manipulation such as matrix inversion and matrix multiplication, which leads to increase the receiver complexity. As the limited power available at the mobile terminals the critical issue of the power consumption, performance in terms of latency and hardware complexity carefully need to be addressed in the MIMO-OFDM system.

## 2. SYSTEM MODEL

Diversity in MIMO leads to link reliability between the transmitter and receiver for a given data rate, which can be achieved in multiple dimensions such as space, frequency and time. In the transmit diversity scheme space-time block coding (STBC) is one of the most widely adopted transmission methods. This method transmits multiple copies of the information symbol over multiple independent channels in time and space. Due to the increase in link reliability, the channel fading decreases and increases in the robustness to co-channel interference. The data transmission with assured diversity achieved by the two transmit diversity schemes, one is the space-time block coding used in WiMAX and other is the space frequency block coding in 3GPP LTE with very low complexity symbol detector at the receiver side. The basic 2 x 2 Alamouti matrix in [1] is defined as
$A=\left[\begin{array}{cc}a_{1} & a_{2} \\ -a_{2}{ }^{*} & a_{1}{ }^{*}\end{array}\right]$


Fig. 1 Alamouti Space-Time Encoder
The multi-user STBC scheme adopts Alamouti structure due to its simplicity to transmit information symbols which increase the diversity order. An STBC is also represented in matrix form in which row represents a time slot and each column represents one antenna transmission. The transmitted signals
are traversing through multipath in air media with scattering, reflection and refraction. The multiple copies are received at the receiver which may be corrupted due to thermal noise in the receiver. Some of the copies of the received data may be better than the others from the multiple copies, which help to decode the data correctly at the receiver. The advantage of space-time block coding is that it combines the multiple copies of the received signal and extract as much as information from each. A typical block diagram of the Alamouti space- time encoder is shown in the Fig 1. The data rate can be enhanced in multi-user STBC in the down link scenario where a base station (BS) uses two antenna arrays to transmit data to single


Fig. 2 Alamouti Multi-User Downlink Transmition Scheme

## 3. LINEAR MIMO DECODERS

Zero-forcing (ZF) and Linear Minimum Mean Square Error (LMMSE) are linear decoders most widely used decoders in MIMO systems due to its low complexity. LMMSE performance better than the ZF decoder as noise factor is taken into consideration. In LMMSE detector the receiver symbol $y$ is multiplied with a linear filter as

$$
\begin{equation*}
\widehat{s}=\left(H^{H} H+\sigma^{2} I\right)^{-1} H^{H} y \tag{2}
\end{equation*}
$$

which involves the pre-calculation of an equalization matrix W

$$
\begin{equation*}
W=\left(H^{H} H+\sigma^{2} I\right)^{-1} H^{H} \tag{3}
\end{equation*}
$$

Here, $\sigma^{2}$ is the noise variance. The computation of $\mathbf{W}$ needs to complete as soon as possible because without $\mathbf{W}$ symbol detection will not start. The computation of $\mathbf{W}$ is channel rate instead of symbol rate computation, hence $\mathbf{W}$ needs to be computed only once during the channel coherence time. The received symbol $\mathbf{y}$ has to be stored in a buffer until the $\mathbf{W}$ is available which adds the memory cost in the system. The calculations of $\mathbf{W}$ involve predominantly matrix inversion and matrix multiplication. The variation in the wireless channel will determine the frequency of matrix manipulation. Here we have considered the channel matrix H is of $4 \times 4$ size considering two user $2 \times 2$ STBC MIMO-OFDM based WiMAX system with the channel bandwidth $5 \mathrm{MHz}, 512$ subcarrier and carrier frequency $f$ is 2.4 GHz . If the mobile handset moving with speed $60 \mathrm{Km} / \mathrm{hr}$ then based on the following formula the maximum Doppler shift $f_{m}$ is 139 Hz .

$$
\begin{equation*}
f_{m}=\frac{v f}{c} \tag{4}
\end{equation*}
$$

The formula for estimating the channel coherence time is defined in [2] as

$$
\begin{equation*}
T_{C} \approx \frac{c}{v f} \tag{5}
\end{equation*}
$$

For the Doppler shift of 139 Hz the coherence time $T_{c}$ to be 8 ms . During the estimation of the channel matrix the mobile is considered as stationary, hence it will not change drastically within the coherence time. The channel estimation and the channel preprocessing task have to be finished before the detection starts.

## 4. MATRIX INVERSION FOR MIMO DECODING

In the equation (3) W represents the equalization matrix. It involves the matrix inversion and matrix multiplication. For small matrices, a matrix inversion technique used is a direct analytic matrix inversion which is less complex and easy to implement. For bigger matrix, QR decomposition is a
traditionally used decomposition of the original matrix to generate a unitary matrix Q and upper triangular matrix R . The inverse matrix of Q is simply its hermitian transpose and the inverse matrix of R can be computed by using back substitution. Other than QR decomposition the available algorithms for matrix inversion are Strassen, StrassenNewton, Gaussian elimination, Gauss-Jorden, LU decomposition, Cholesky decomposition etc.[3] But disadvantage of these algorithms they require square root operation which is having high computational complexity. However, Squared Givens Rotation (SGR) developed to reduce the square root operation, but this also has the drawback that it cannot handle the situation when zeros occurs on diagonal element. To overcome this drawback Modified SGR (MSGR) proposed, but many division operations are involved in this algorithm [4]. The Cholesky decomposition method requires positive definite matrix to ensure the argument of the square root is non-negative.

So, a faster way to compute matrix inversion is to partioning the bigger matrix into four smaller matrices. This method is known as blockwise analytic matrix inversion. For example, to calculate the inverse of $4 \times 4$ matrix $X$, it is first divided into four sub-matrices

$$
\begin{aligned}
X & =\left[\begin{array}{ll}
A & B \\
C & D
\end{array}\right] \\
& =\left[\begin{array}{cc}
A^{-1}+A^{-1} B\left(D-C A^{-1} B\right)^{-1} C A^{-1} & -A^{-1} B\left(D-C A^{-1} B\right)^{-1} \\
-\left(D-C A^{-1} B\right)^{-1} C A^{-1} & \left(D-C A^{-1} B\right)^{-1}
\end{array}\right]
\end{aligned}
$$

The blockwise analytic matrix inversion (BAMI) is more suitable as compared to the direct analytic matrix inversion as the least number of subtraction operations, which will avoid the possibility of cancellation. So, the blockwise analytic matrix inversion is an alternate method for the QR decomposition to calculate the matrix inversion of $4 \times 4$ matrix. For the small $2 \times 2$ and $3 \times 3$ matrices the direct analytic approach is preferred [5]. In this paper, the adopted matrix inversion is based on BAMI and the special structure of Alamouti. This method is known as Alamouti blockwise analytic matrix inversion (ABAMI), which significantly reduces the amount of computation needed to invert $4 \times 4$ matrix. The inversion of $2 \times 2$ Almouti matrix presented in equation (1) can be computed as follows

$$
\begin{aligned}
A^{-1} & =\left[\begin{array}{cc}
a_{1} & a_{2} \\
-a_{2}{ }^{*} & a_{1}{ }^{*}
\end{array}\right]^{-1} \\
& =\frac{1}{a_{1} a_{1}{ }^{*}+a_{2} a_{2}{ }^{*}}\left[\begin{array}{cc}
a_{1}{ }^{*} & -a_{2} \\
a_{2}{ }^{*} & a_{1}
\end{array}\right]
\end{aligned}
$$

## 5. MATRIX COMPUTATION OF EQUALIZATION COEFFICIENT MATRIX 'W'

A general MIMO decoder system with $n_{t}$ transmit antennas and $n_{r}$ receiving antennas is divided into two parts, namely channel preprocessing and the symbol detection. The channel preprocessing units pre-calculate the equalization coefficient matrices W from the estimated channel matrix H . The equalization coefficient matrices W is given by the equation (3) where $H$ is a channel matrix of size $n_{r} x n_{t}$. The implementation of this equalization coefficient matrix W is divided into three parts such as

- Computation of $B\left(H^{H} H+\sigma^{2} I\right)$
- Computation of B inversion
- Multiplication of $\mathrm{B}^{-1}$ and $\mathrm{H}^{\mathrm{H}}$


### 5.1 Computation of $B\left(H^{H} H+\sigma^{2} I\right)$

The matrix B involves multiplication of H hermitian matrix and H matrix. The matrix H has the complex values. The size of the H matrix is normally 2 x 2 or 4 x 4 . Here, for implementation $H$ matrix is considered of size $4 x 4$. For small size matrices, to obtain the matrix inversion with higher speed direct analytic matrix inversion is used. For STBC scheme the $4 x 4$ MIMO channel matrix $H$ with complex value is given by

$$
H=\left[\begin{array}{cccc}
a_{1} & a_{2} & a_{3} & a_{4} \\
-a_{2}{ }^{*} & a_{1}{ }^{*} & -a_{4}{ }^{*} & a_{3}{ }^{*} \\
a_{5} & a_{6} & a_{7} & a_{8} \\
-a_{6}{ }^{*} & a_{5}{ }^{*} & -a_{8}{ }^{*} & a_{7}{ }^{*}
\end{array}\right]
$$

For linear MMSE detection, we have

$$
\begin{gathered}
B=H^{H} H+\sigma^{2} I \\
=\left[\begin{array}{cccc}
b_{1} & 0 & b_{3} & b_{4} \\
0 & b_{1} & -b_{4}{ }^{*} & b_{3}^{*} \\
b_{3}{ }^{*} & -b_{4} & b_{2} & 0 \\
b_{4}^{*} & b_{3} & 0 & b_{2}
\end{array}\right] \\
b_{1}=a_{1} a_{1}{ }^{*}+a_{2} a_{2}{ }^{*}+a_{5} a_{5}^{*}+a_{6} a_{6}{ }^{*}+\sigma^{2} \\
b_{2}=a_{3} a_{3}{ }^{*}+a_{4} a_{4}{ }^{*}+a_{7} a_{7}{ }^{*}+a_{8} a_{8}^{*}+\sigma^{2} \\
b_{3}=a_{1}{ }^{*} a_{3}+a_{2} a_{4}{ }^{*}+a_{5}{ }^{*} a_{7}+a_{6} a_{8}^{*} \\
b_{4}=a_{1}{ }^{*} a_{4}-a_{2} a_{3}{ }^{*}+a_{5}{ }^{*} a_{8}-a_{6} a_{7}^{*}
\end{gathered}
$$

These computations give $b_{1}$ and $b_{2}$ as real values, whereas $b_{3}$ and $b_{4}$ are complex values. The computation of B involves $b_{1}, b_{2}, b_{3}$ and $b_{4}$ values. From above equation, it is observed that $b_{1}, b_{2}, b_{3}$ and $b_{4}$ computation requires complex multipliers and adders. These computations can be done in two different ways.

Method - I: In this method $b_{1}, b_{2}, b_{3}$ and $b_{4}$ are computed parallely. The equations of $b_{1}$ and $b_{2}$ involves single input and its conjugate in the product terms. To obtain the product terms in $b_{1}$ and $b_{2}$ square unit is used. The equation of $b_{3}$ and $b_{4}$ involves two different inputs in each product term, so to obtain these product terms complex multipliers are used. To obtain the complex conjugate of input $2^{s}$ complement unit is used. To find out the all four values parallely, four multiply and accumulate units are required. The following Fig. 3 shows the schematic diagram for the computations of $b_{1}$ and $b_{2}$.


Fig. 3 Schematic Diagram for the computation of $b_{1}$ and $b_{2}$


Real part of $b_{3}$ and $b_{4} \quad$ Imaginary part of $b_{3}$ and $b_{4}$ Fig. 4 MAC unit for the computation of $b_{3}$ and $b_{\mathbf{4}}$

The above Fig. 4 shows the schematic diagram for the computations of $b_{3}$ and $b_{4}$. The square unit used for $b_{1}$ and $b_{2}$ computation requires two multiplier and one adder. The complex multiplier uses four multipliers and two adders. The multiply and accumulation unit of $b_{3}$ or $b_{4}$ requires a more number of adders as compared to $b_{1}$ or $b_{2}$ multiply and accumulate (MAC) unit. The number of adders are less in $b_{1}$ or $b_{2}$ computation because all the product terms are real. On the contrary, as $b_{3}$ or $b_{4}$ are complex, hence separate adders being required for the real part and imaginary part of data.

Method - II: In method I, $b_{1}, b_{2}, b_{3}$ and $b_{4}$ are computed parallely. The equations of $b_{1}$ and $b_{2}$ as well as the equations of $b_{3}$ and $b_{4}$ are similar. So instead of using separate unit for $b_{1}$ and $b_{2}$, a single unit can be used with the selection logic for input. Similarly for $b_{3}$ and $b_{4}$ computation single unit can be used with selection logic. This method reduces the number of square unit and complex multipliers. The following Fig. 5 shows the schematic diagram for the computation of $b_{1}$ or $b_{2}$.

$b_{1}$ or $b_{2}$
Fig. 5 Schematic diagram for computation of $b_{1}$ or $b_{2}$


Fig. 6 MAC unit for computation of $b_{3}$ or $b_{\mathbf{4}}$
The above logic reduces four square units at the cost of the eight multiplexer in $b_{1}$ and $b_{2}$ computation. Similarly, four complex multipliers are reduced with increase in eight multiplexers in $b_{3}$ and $b_{4}$ computation. The above Fig. 6 shows the schematic diagram of $b_{3}$ and $b_{4}$ computation.

### 5.1.1 Operations Involved in Computation of Matrix B

The following Table 1 shows the various operations involved in the computation of matrix $B$

Table 1: Complex Floating-point Instructions

| Name | Description |
| :---: | :---: |
| Complex Squared absolute | $y=a_{r}{ }^{2}+a_{i}{ }^{2}$ |
| Complex Multiply | $y_{r}=a_{r} \cdot b_{r}-a_{i} b_{i}$ <br> $y_{i}=a_{r} \cdot b_{i}+a_{i} b_{r}$ |
| Two's Complement | $y=-a$ <br> 40 Bit Adder$y=y_{1}+y_{2}$ <br> and $y_{2}$ each are of <br> 40 bit |

### 5.1.2 Numeric Representation

The computation of matrix B involves the data representation in fixed point format. The fixed point format uses the 20 bit representation in which 8 bits are used for representing the integer and 12 bits are used for the fractional data. For increasing accuracy, multiplier output 40 bits is processed as it is. Hence, 40 bit adder is used to add the output of multiplier.

### 5.2 Computation of Matrix Inversion of B

The Hermitian and Alamouti structure of $\mathrm{H}^{\mathrm{H}} \mathrm{H}+\sigma^{2}$ I provide simplicity for computing matrix inversion.

$$
\begin{gathered}
B^{-1}=\left(\mathrm{H}^{\mathrm{H}} \mathrm{H}+\sigma^{2} \mathrm{I}\right)^{-1} \\
=\left[\begin{array}{cccc}
c_{1} & 0 & c_{3} & c_{4} \\
0 & c_{1} & -c_{4}{ }^{*} & c_{3}{ }^{*} \\
c_{3}{ }^{*} & -c_{4} & c_{2} & 0 \\
c_{4}{ }^{*} & c_{3} & 0 & c_{2}
\end{array}\right]
\end{gathered}
$$

where $c_{1}=\alpha+\beta \gamma \alpha$,

$$
\begin{aligned}
c_{2} & =\gamma b_{1} \\
c_{3} & =-\alpha b_{3} \\
c_{4} & =-\alpha b_{4} \\
\alpha & =\frac{1}{b_{1}} \\
\beta & =b_{3} b_{3}^{*}+b_{4} b_{4}^{*} \\
\gamma & =\frac{1}{b_{1} b_{2}-\beta}
\end{aligned}
$$

This matrix inversion involves multiplication, addition and inverse operations. The division operation is performed by using divider which uses 16 bit data as dividend and a divider. To perform the divider operation, if the dividend is smaller than the divider then the division operation gives a result as quotient value approximately zero. To avoid this problem, common scaling factor of 100 is used for $c_{1}, c_{2}, c_{3}$ and $c_{4}$. However, due to this magnitude value increase by the same factor.

### 5.3 Computation of the Equalization

## Factor W

The computation of matrix inversion discussed in the previous part which involves the operations like square, complex multiplier, adder etc. To obtain the equalization term W , multiplication of two matrices is done i.e. $W=B^{-1} H^{H}$.

$$
B^{-1}=\left[\begin{array}{cccc}
c_{1} & 0 & c_{3} & c_{4} \\
0 & c_{1} & -c_{4}{ }^{*} & c_{3}{ }^{*} \\
c_{3}{ }^{*} & -c_{4} & c_{2} & 0 \\
c_{4}{ }^{*} & c_{3} & 0 & c_{2}
\end{array}\right]
$$

and

$$
\begin{gathered}
H^{H}=\left[\begin{array}{cccc}
a_{1} & -a_{2}{ }^{*} & a_{5} & -a_{6}{ }^{*} \\
a_{2} & a_{1}{ }^{*} & a_{6} & a_{5}{ }^{*} \\
a_{3} & -a_{4}{ }^{*} & a_{7} & -a_{8}{ }^{*} \\
a_{4} & a_{3}{ }^{*} & a_{8} & a_{7}{ }^{*}
\end{array}\right] \\
W=B^{-1} H^{H} \\
=\left[\begin{array}{cccc}
c_{1} & 0 & c_{3} & c_{4} \\
0 & c_{1} & -c_{4}{ }^{*} & c_{3}{ }^{*} \\
c_{3}{ }^{*} & -c_{4} & c_{2} & 0 \\
c_{4}{ }^{*} & c_{3} & 0 & c_{2}
\end{array}\right]\left[\begin{array}{cccc}
a_{1} & -a_{2}{ }^{*} & a_{5} & -a_{6}{ }^{*} \\
a_{2} & a_{1}{ }^{*} & a_{6} & a_{5}{ }^{*} \\
a_{3} & -a_{4}{ }^{*} & a_{7} & -a_{8}{ }^{*} \\
a_{4} & a_{3}{ }^{*} & a_{8} & a_{7}{ }^{*}
\end{array}\right]
\end{gathered}
$$



Fig. 7 Computation of Equalization Term W
The above Fig. 7 shows the schematic diagram for the computation of the equalization matrix W . The multiplication of $B^{-1}$ and $H^{H}$ includes real multiplier, complex multiplier, 4:1 multiplexer and adder. The $H$ and $B^{-1}$ matrix is of size $4 \times 4$ hence the multiplication of these two matrices results into 16 complex values. To determine the all 16 values only four circuits of multiply and accumulate units are used. The use of 4:1 multiplexer selects the different inputs and passed to the multiplier. This additional selection logic reduces 12 MAC unit. This reduction in hardware increases the latency. The single MAC unit calculates four elements of one row; such four MAC units are used to find all 16 values.

## 6. IMPLEMENTATION

The $4 \times 4$ LMMSE MIMO decoder design was successfully synthesized, placed, routed and verified on Xilinx Virtex- 4 series part. For the FPGA implementation Xilinx ISE and core generator is used to synthesize the data path components. Here, the matrix to be inverted is the size of $4 \times 4$ and the data is presented in 20 bit fixed point format which is usually chosen for the mobile handset to improve the area efficiency. Matrix inversion computation involves multiplication, division, addition and subtraction. Following Table 2 shows implementation results of the LMMSE decoder including the resource utilization from the synthesis report.

Table 2: FPGA Implementation Result

|  | Method-I | Method-II |
| :---: | :---: | :---: |
| FPGA Type | Virtex4 | Virtex4 |
| Number of Parallel Streams | 4 | 4 |
| Datatype | Fixed | Fixed |
| Wordlength (bits) | 20 | 20 |
| Number of Slices | 6189 | 4149 |
| Number of DSP48s | 61 | 37 |


| Cycles to compute W <br> (LMMSE) | 20 | 21 |
| :---: | :---: | :---: |
| Latency/subcarrier | 48.52 ns | 48.64 ns |
| Frequency (MHz) | 130 | 128 |

Table 3: FPGA Implementation Result of other work for Comparison

|  | Ref.[9] | Ref.[8] | Ref.[7] | Ref.[6] |
| :---: | :---: | :---: | :---: | :---: |
| FPGA Type | Virtex4 | Virtex4 | Virtex2 | Virtex2 |
| Number of <br> Parallel <br> Streams | 4 | 4 | 1 | 1 |
| Datatype | floating |  | Fixed | Fixed |
| Wordlength <br> (bits) | 20 | 20 | 16 | 12 |
| Number of <br> Slices | 8516 | 9474 | 16805 | 4400 |
| Number of <br> DSP48s | 0 | 0 | 44 | 0 |
| Cycles to <br> compute $\mathbf{W}$ <br> (LMMSE) | 120 | 120 | 66 | 100 |
| Latency/ <br> subcarrier | $0.188 \mu \mathrm{~s}$ | $0.563 \mu \mathrm{~s}$ | $45 \mu \mathrm{~s}$ | -- |
| Frequency <br> (MHz) | 120 | 120 | 66 | 100 |

As from the above Table 3 it seems that the our 20 bit fixed point implementation consumes less area and faster as compared to the synthesis result present in [6], [7], [8] and [9].

## 7. CONCLUSION

In this paper, we have presented a simple and efficient matrix inversion method for small matrices of size $4 \times 4$. The implementation results are compared with other existing solutions in Table 3. According to the comparison our solution requires less resources, hence consumes a less silicon area and achieves high performance. Our implementation is faster as compared to the solution proposed in the prior work. After computing matrix inversion, equalization matrix W is obtained by multiplying the inversion matrix with hermitian matrix. The multiplexers are used to pass the different inputs which reduces the hardware of the MAC unit to $25 \%$. The hardware resources in Method-I is $75 \%$ of Ref.[9] and in Method-II hardware resources used are 50\% of Ref. [9].

## 8. REFERENCES

[1] S. M. Alamouti, "A simple transmit diversity technique for wireless communications," IEEE Journal on Sel. Areas in Comm., vol. 16, no. 8, pp. 451-1458, Oct. 1998.
[2] J. Andrews, A. Ghosh and R. Muhamed, " Fundamentals of WiMAX: Understanding Broadband Wireless Networking", Prentice Hall, Mar 2007.
[3] Golub, Gene H. and Charles F. Van Loan, "Matrix Computations", Vol. 3, JHU Press, 2012.
[4] Lei Ma; Kevin Dickson; John McAllister; John

McCanny, "QR Decompostion based matrix inversion for high performance embedded MIMO receivers", IEEE Transactions on Signal Processing Volume 59, Issue -4, April 2011, pp 1858 - 1867.
[5] D. Wu, J. Eilert, D. Liu, D. Wang, N. AI-Dhahir and H. Minn, "Fast Complex Valued Matrix Inversion for MultiUser STBC-MIMO Decoding", Proc. IEEE ISVLSI, 2007.
[6] F. Edman, V. Öwall, " A Scalable Pipelined Complex Valued Matrix Inversion Architecture", Proc. IEEE ISCAS, 2005.
[7] M. Myllylä, J. Hintikka, J. R. Cavallaro and M. Junti, M. Limingoja, A. Byman, "Complexity Analysis of MMSE Detector Architectures for MIMO OFDM Systems", Proc. $39^{\text {th }}$ Asilomer Conference on Signals, Systems and Computers, 2005.
[8] J. Eilert, D. Wu, D. Liu, "Implementation of a Programmable Linear MMSE Detector for MIMOOFDM", invited paper, IEEE ICASSP 2008.
[9] J. Eilert, D Wu, D. Liu, " Real-Time Alamouti STBC Decoding on A Programmable Baseband Processor", Proc. IEEE ICCSC, 2008.

