Effect of Interrupt Logic on Delay Balancing Circuit

Number 4 - Article 5

Year of Publication: 2011

Authors:

N. Suresh Kumar

Dr. D.V. Rama Koti Reddy

Abstract

Delay elements are added in wave-pipelined circuit to improve the performance of the circuit by reducing the delay difference of the longest and the shortest paths. But it is very difficult to obtain exact delay needed in the circuit. Instead in the present system Interrupt logic is used for delay balancing, thereby providing more feasible and accurate circuit path.
Reference

- Suryanarayana B. Tatapudi, Student Member, IEEE and José G. Delgado-Frias, Senior Member, IEEE, "A Mesychronous high performance digital systems, Vol. 53, NO. 5, MAY 2006.
- Nandigam. S, "A New Method to Enhance Performance of Digital Frequency Measurement and Minimize the Clock Skew", accepted to publish in the future issue of IEEE Sensor J.

Index Terms

Computer Science
Integrated Circuits
**Key words**

<table>
<thead>
<tr>
<th>Pipeline</th>
<th>Clock Skew</th>
<th>Interrupt controller</th>
</tr>
</thead>
<tbody>
<tr>
<td>delay balancing</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>