Floorplan representation is a fundamental issue in designing a VLSI floorplanning algorithm as the representation has a great impact on the feasibility and complexity of floorplan designs. This survey paper gives an up-to-date account on various non-slicing floorplan representations in VLSI floorplanning.

References


Yuchun Ma, Sheqin Dong, Xianlong Hong, yici Cai, "VLSI Floorplanning with Boundary Constraints Based on Corner Block List; IEEE, 2001, pp 509-514.


Non Slicing Floorplan Representations in VLSI Floorplanning: A Summary

1329-1337.

Index Terms
Computer Science
Automation

Keywords
VLSI floorplanning  non-slicing floorplan