Abstract

Floorplan representation is a fundamental issue in designing a VLSI floorplanning algorithm as the representation has a great impact on the feasibility and complexity of floorplan designs. This survey paper gives an up-to-date account on various non-slicing floorplan representations in VLSI floorplanning.

References


Yuchun Ma&apos;, Sheqin Dong&apos;, Xianlong Hong&apos;, yici Cai&apos;, Chung-Kuan Cheng2, Jun Gu3,&quot; VLSI Floorplanning with Boundary Constraints Based on Corner Block List&quot;; IEEE, 2001, pp 509-514.


Yun-Chih Chang, Yao-Wen Chang, Guang-Ming Wu, and Shu-Wei Wu, &quot;B*-Trees: A New Representation for Non-Slicing Floorplans&quot;; (c)ACM, 2000.


B. H. Gwee, and M. H. Lim, &quot;A GA with heuristic-based decoder for IC Floorplanning&quot;; The VLSI journal, 1999, pp. 157-172.


Non Slicing Floorplan Representations in VLSI Floorplanning: A Summary

- Ning Xu&apos;; Xian-Long Hong&apos; She-Qin Dong&apos; he-Bang Yu&apos; "TSCSP: Tabu Search Algorithm for VLSI Module Placement Based on the Clustering Sequence-Pair", IEEE, 2003.
Non Slicing Floorplan Representations in VLSI Floorplanning: A Summary

1329-1337.

Index Terms

Computer Science Automation

Keywords

VLSI floorplanning  non-slicing floorplan