

Behavior and Mathematical Modeling of PLL at 450MHz

B. K. Mishra
 Principal

Thakur college of Engg. & Tech.
 Kandivali (E), Mumbai-101

Sandhya Save
 Asst. Professor

Thakur college of Engg. & Tech.
 Kandivali (E), Mumbai-101

Swapna Patil
 Asst. Professor

Thakur college of Engg. & Tech.
 Kandivali (E), Mumbai-101

ABSTRACT

Phase Lock Loop (PLL) is major analog circuit used for many different communication applications such as frequency synthesizer, radio, computer, clock generation and recovery, global positioning system etc. Therefore, the selection criteria for the desired PLL design is a critical and time consuming issue. This paper applies selection of proposed type of PLL for the desired application and analysis of third order PLL. The MATLAB Simulink tool is used for parameter selection and verification. The performance of PLL is tested and calculated for parameters like lock time, lock range, Bandwidth.

General Terms

Simulation, Design, Verification.

Keywords

CAD, EDA tools, Simulink VCO, PLL Baseband PLL, Charge pump PLL, literalized PLL

1. INTRODUCTION

Phase locked loop is an excellent research topic as it covers many disciplines of electrical engineering such as Communication Theory, Control Theory, Signal Analysis, Noise Characterization, Design with transistors and op-Amps, Digital Circuit design and non-linear circuit analysis. Later on with the development of integrated circuits, it found uses in many other applications. The first PLL ICs came in existence around 1965, and was built using purely analog devices. Recent advances in integrated circuit design techniques have led to an increased use of the PLL as it has become more economical and reliable. Now a whole PLL circuit can be integrated as a part of a larger circuit on a single Chip i.e SoC[1] [13]. MATLAB simulink[15] is effective tool to get prior idea about PLL parameters to fulfill requirements before actual chip design. MATLAB simulink is effective tool to get prior idea about PLL parameters to fulfill requirements before actual chip design .

Phase Locked Loops are used in almost every communication system. Some of its uses include recovering clock from digital data signals[3], performing frequency, phase modulation and demodulation, recovering the carrier from satellite transmission signals and as a frequency synthesizer[2]. There are many designs in communication that require frequency synthesizer to generate a range of frequencies; such as cordless telephones, mobile radios and other wireless products. The accuracy of the required frequencies is very important in these designs as the performance is based on this parameter [1] [13] [4].

A Phase Locked Loop is a feedback control circuit. As the name suggests, the phase locked loop operates by trying to lock to the

phase of a very accurate input signal through the use of its negative feedback path. A basic form of a PLL consists of three fundamental functional blocks namely Phase Detector (PD), Loop Filter (LF), Voltage Controlled Oscillator (VCO). The block diagram of PLL is shown in the figure 1. The different types of PLL can broadly categories as Analog PLL, Digital PLL and Hybrid PLL.




Figure 1. The block diagram of PLL

PLLs have several unique characteristics when viewed from a control systems perspective. First of all their correct operation depends on the fact that they are nonlinear. The loop does not exist without the presence of two nonlinear devices, namely the phase-detector and VCO[3]. Therefore in this work the variation in different parameters for PLL are tested against VCO sensitivity, Loop filter transfer function for particular application.

The remainder of the paper is organized as follows. In Section 2, the basic of Linearized model of PLL is explained. The equation for lock time (T_L), Bandwidth (BW) and lock range (Δw_L) is listed. In section 3, the frame for PLL design using Matlab/Simulink is explained. In section 4, the obtained results were compared with theoretical calculation.

2. LINEARIZED PHASE DOMAIN MODEL FOR PLL

The generalized loop response for the higher ordered PLL can be written as equation (1)[1], [2], [14]

$$\frac{\theta_0}{\theta_i} = \frac{K_p K_v F s}{s + K_p K_v F s} \dots\dots\dots (1)$$

Where,

θ_0 = the output phase in radians

θ_i = the input phase in radians

K_p = the phase detector gain in volts per radian

K_v = the VCO gain in radians per volt-second

F_s = the loop filter transfer function (dimensionless)

The loop characteristics can be controlled by changing different types of loop filters then the order of PLL is $n+1$ where n order of the loop filter.

The simplest filter is a one-pole RC circuit. The loop transfer function in this case is given a equation 2.

$$F_s = \frac{1}{1+sRC} \dots\dots\dots (2)$$

The loop response for 2nd order PLL can be found out using eq. (2), (3).

$$\frac{\theta_0}{\theta_i} = \frac{\frac{K_p K_v}{RC}}{s^2 + \frac{s}{RC} + \frac{K_p K_v}{RC}} \dots\dots\dots (3)$$

Comparing the equation 3 with standard transfer function equation of second order filter we get,

$$\xi = \frac{1}{\sqrt{2K_p K_v RC}} \dots\dots\dots (4)$$

$$\omega_n = \sqrt{\frac{K_p K_v}{RC}} \dots\dots\dots (5)$$

Where,

RC = Time constant in sec.

ξ = damping ratio

ω_n = natural frequency

For sinusoidal phase detector K_p is 1/2 of peak to peak voltage of PD output [4]

Using equation (3),(4),(5) we get ,

$$\text{Lock time , } T_L = 2\pi/\omega_n \dots\dots\dots (6)$$

$$\text{Lock range , } \Delta\omega_L = \pi\xi\omega_n \dots\dots\dots (7)$$

$$\text{Bandwidth , } BW = \omega_n \left[1 - 2\xi^2 + 2 - 4\xi^2 + 4\xi^4 \right]^{1/2} \dots\dots (8)$$

The corresponding values for lock time, Lock range, Bandwidth is calculated for different types of PLL, Baseband PLL, Charged Pump PLL[2]. The pump current I_p and selection of the capacitor C for filter design (mostly in nF) is an important design factor to be considered while designing charged pump PLL. Generally value of I_p is 100 μA to 1 mA][2] [7] [4].

Equation(9),(10) obtained by comparing closed loop transfer function of second order PLL and standard second order PLL equation in terms of ω_n, ξ

$$\omega_n = \sqrt{\frac{I_p K_v c_o}{2\pi C_p}} \dots\dots\dots (9)$$

$$\xi = R_p \sqrt{\frac{I_p c_p K_v c_o}{2\pi}} \dots\dots\dots (10)$$

As expected, if $R_p=0$, then $\xi=0$. With complex poles, the decay time constant is given by equation (11) as

$$\frac{1}{\xi\omega_n} = \frac{4\pi}{R_p I_p K_{vco}} \dots\dots\dots (11)$$

As seen from the closed loop transfer function of second order PLL equations (13), (14) if we decrease the $I_p * K_{vco}$, the gain crossover frequency decreases (or shifts toward the origin), degrading the phase margin. Since the charge pump drives the series combination of R_p and C_p , each time a current is injected into the loop filter, the control voltage experiences a large jump. Even in the locked condition, mismatches between I_{UP} and I_{DOWN} and the charge pump injection and clock feed through of S1 and S2 introduce voltage jump in V_{CONT} as shown in the figure 3.




Figure.2. Structure of third order charge pump PLL




Figure. 3. Addition of C2 to improve stability

Design and analysis of third order PLL is important as higher order design are concerns with system stability designed for wide applications. Transfer function for second order filter for charge pump PLL is given by equation (12). The structure of third order charge pump PLL and System model of charge pump PLL block diagram shown in figure 2, figure 4 respectively.

Transfer function of loop filter is given by equation (12)

$$R_p + 1/C_p S // 1/C_2 S \dots\dots\dots (12)$$

The open loop and closed loop transfer function is given by equations (12), (13).

$$G_0(s) = \frac{I_p K_{vco} (sRC_1 + 1)}{S^3 RC_1 C_2 + S^2 C_1 + c_2} \dots\dots\dots (13)$$

$$G_c(s) = \frac{\frac{sI_p K_{vco} R}{2\pi} + \frac{I_p K_{vco}}{2\pi C_1}}{s^3 mRC_1 + \frac{sI_p K_{vco} R}{2\pi} + \frac{I_p K_{vco}}{2\pi C_1}} \dots\dots\dots (14)$$

where I_p is the current of charge pump,

K_{vco} is the VCO gain constant

$m = \frac{C_2}{C_1}$ is the capacitance ratio.

Usually, C_2 is much smaller than C_1 ($m \ll 1$). Comparing equation (13) with equation (14) will get ξ , ω_n and m .

$$G_c(s) = \frac{2\xi\omega_n s + \omega_n^2}{m \frac{2\xi}{\omega_n} s^3 + (m+1)s^2 + \omega_n^2} \dots\dots\dots (15)$$




Figure 4 System model of charge pump PLL block diagram

3. FRAME WORK FOR PLL DESIGN

The set up arrangement done for PLL parameter measurement is shown in the figure 2. The similar set up is has been designed for Linearized Baseband PLL, Charged Pump PLL. The set up for Baseband PLL is shown in the figure 5. Similar set up is done for Linearized Baseband PLL, Charged Pump PLL.

3.1 Setup for PLL Simulation in Simulink

The input provided in set up is order coefficient of Loop filter. For e.g., using the transfer function of Loop filter incorporated in automated program written in Matlab which guides to find the input to find the proper range of input applied to the set up assembly to get desired output. Similarly for other input parameters Like, VCO gain in Hz/volts and quiescent frequency were found out.

For analysis of third order PLL setup used is almost same as second order PLL ,I/P for assemble are TF of loop filter ,K_{vco}, quiescent frequency of VCO.

3.2 Measurement of PLL parameters

The simulation is done in Simulink/Matlab 2009b on Intel processor core 2 Duo processor@ 2.93 GHz with 1.96GBRAM The simulated results for filter output ,phase detector output and VCO outputs can be seen in real time using scope in Simulink.




Figure 5. Setup for measurement of PLL parameters in Simulink

The obtained VCO output, filter output ,Phase detector output for Charge pump PLL is shown in figure 7, figure 8 and figure 9 respectively. Similarly filter output (control signal), PD output and reference signal & VCO output shown in figure (10,11,12) respectively. These obtained data at least 5000 samples per result were stored in workspace. The peak value i. e A1 and next peak value A2 are found out from these samples using program written in Matlab [9],[10]. Using these retrieved values ξ and ω_n was found out using the formulae figure 6. [4]. The automated program files guides to find calculated and observed value for given RC time constant.



Figure 6. Measurement of PLL

$$\xi = \frac{\ln A1/A2}{\sqrt{\pi^2 + [\ln A1/A2]^2}} \dots\dots\dots (11)$$

$$\omega_n = \frac{2\pi}{T\sqrt{1-\xi^2}} \dots\dots\dots (12)$$

Where,

A1=First maximum peak amplitude

A2= First minimum peak amplitude




Figure 7. Charge pump PLL filter output




Figure 8. Charge pump PLL Phase detector output




Figure 9. Charge pump PLL VCO output and input signal




Figure 10. Third order Charge pump PLL filter output




Figure 11. Third order Charge pump PLL Phase detector output

Output of PD and filter output indicate that $\Delta\theta = 90$. Bode plot of open loop and closed loop third order PLL shown in figure 14,15 respectively. The step response of third order system is shown in figure 13 shows.




Figure 12. Third order Charge pump PLL VCO output and input signal

3.3 Automated program for third order Charge pump PLL

Automated program used for design of third order Charge pump PLL is written in MATLAB. This program guides user to find the component values for specific parameter of PLL.

```
[cap res] = pll_synth_2nd_order(ipump, vco_sensitivity, fout, fcomp, bandwidth, pm)
```

Where,

ipump=chargr pump current

Kpd=(ipump/2)/pi; % phase detector gain

Kvco = vco_sensitivity*2*pi; % vco gain

omega = 2*pi* bandwidth; % open loop bandwidth in radians/sec

Then after finding loop parameters using Ao,T1,T2 will get PLL design component values,Example is shown as following

example.

```
[cap res] =
```

```
pll_synth_2nd_order(100e-6,166.948e6,450e6,100e3,200e6,60)
```

```
cap =
```

```
1.0e-016 *
```

```
0.0630 0.8138 0 0
```

```
res = 1.0e+007 *
```

```
3.6492 0 0
```




Figure 13. Step response for different values of ζ of Charge pump PLL




Figure 14. Open loop Bode plot of third order CPPLL




Figure 15. Closed loop Bode plot of third order CPPLL

4. RESULT AND DISSCUSSION

For the different type of PLL, the comparative study of obtained results of PLL for parameter such as setting time (sec to msec), Bandwidth (Hz to MHz), Lock range(Hz-KHz) is shown in figure 15-22.




Figure 15. Baseband PLL TYPE II for lock time




Figure 16. Baseband PLL TYPE II for Bandwidth




Figure 17. Baseband PLL TYPE II for lock range

From figure15-17 ,It can be found out that Baseband PLL can be used for narrow BW applications such as GPS its around (0-10Hz) since the drawback is as Kvco increases setting time increases therefore selection RC time constant is acritical issue. and its lock range is small in range of few Hz.




Figure 18. Linearized Baseband PLL TYPE II for lock time




Figure 19. Linearized Baseband PLL TYPE II for Bandwidth




Figure 20. Linearized Baseband PLL TYPE II for lockrange




Figure 23. Charge pump PLL TYPE II for lock range




Figure 21. Charge pump PLL TYPE II for lock time




Figure 22. Charge pump PLL TYPE II for Bandwidth

Parameter	$\xi = 0.707$	$\xi = 0.9$
Settling time	125.7nsec	98.76nsec
Overshoot%	1.18%	0.000035%
m	0.000083	0.00001
Loop gain	4.575Mhz	7.9056Ghz

From the graph 18-20, It was found that for Linearized PLL K_{VCO} increases its lock range decreases drastically. The linearized model and the nonlinearized model differ in that the linearized model uses the approximation $\sin(\Delta\theta(t)) \cong \Delta\theta(t)$ to simplify the computations. This approximation is close when $\Delta\theta(t)$ is near zero. Thus, instead of using the input signal and the VCO output signal directly, the linearized PLL model uses only their phases.

From the graph 21-23, It was observed that for Charge pump PLL we get wider Bandwidth [9],[11],[12], faster setting time and large lock range [13]. The comparative result table for baseband, Linearized baseband and charge pump PLL is listed in table 3.

Table 1 Simulation results for 0.707 and 0.9

Table 1 shows design of PLL at critical phase margin, and comparative effect for $\xi = 0.707$ and $\xi = 0.9$. From the obtained results it can be seen that as damping factor increases the PLL settling time decreases i.e. faster setting, as well as overshoot also decreases. Table 2 shows the list of component values obtained by using automated program.

Table 2. Design component values

Damping factor	C_1	C_2	R
$\xi = 0.707$	0.1 μf	83.03Pf	24k Ω
$\xi = 0.9$	2Pf	0.00002Pf	20k Ω

Table31. Comparative result table for all types of PLL

PLL TYPE	Kvco in Hz/volts	Lock time		Lock Range		Bandwidth	
		Cal Obs	Obs	Cal	Obs	Cal	Obs
Baseband PLL	6.36 KHz/volts	0.75 sec	0.9 sec	0.75 Hz	0.65 Hz	12.5Hz	10.8Hz
	12.7 k Hz/volts	0.54 sec	0.60 sec	0.939 3Hz	0.939 4Hz	17.96 Hz	16.24 Hz
	18.5K Hz/volts	0.45 sec	0.52 sec	1.33 Hz	1.145 Hz	21.66 Hz	18.74 Hz
Charge pump PLL	100 Mhz/volts	1.13 μ sec	1.5 μ sec	2.83 MHz	2.19 MHz	8.6 MHz	6.28 MHz
	250 Mhz/volts	70.4 μ sec	90.5 μ sec	2.89 MHz	2.78 MHz	138 MHz	152 MHz
	400 Mhz/volts	56.1 μ sec	79.3 μ sec	3.17 MHz	2.9 MHz	173 MHz	152 MHz
Linearized baseband PLL	10 Khz/volts	4.7 msec	5.2 msec	671.2 Hz	601.9 8Hz	2.039 7 KHz	1.8293 KHz
	30 Khz/volts	2.7 msec	2.4 msec	405.2 Hz	464.9 7Hz	3.592 2 KHz	4.119 KHz
	70 Khz/volts	1.5 msec	1.6 msec	186.0 Hz	182.0 765Hz	6.349 3 KHz	6.213 KHz

5. CONCLUSION

The effect on parameters of second order PLL designed at 450Mhz is discussed in this work. Simulation results show that ξ and ω_n affect the behaviour of different PLL types. From the observed results, it is found out that, Linearized PLL is not used widely in communication applications due to constraint of smaller lock range for higher value of K_{VCO} . The use Baseband PLL is restricted to for narrow BW applications such as GPS systems in mobile communication whereas, Charge pump PLL can be widely used for many communication application due to its advantage as it provides wider Bandwidth, less setting time and wider lock range.

The novel method for analysis and simulation of third order PLL is proposed. This method is an efficient method which helps to

find stability of system with good precision in designed parameters. In future, we proposed to analysis of PLL in presence of noise and to achieve minimum phase noise.

6. REFERENCES

- [1] A. B. Grebene, *The monolithic phase-locked loop - a versatile building block*, IEEE Spectrum, vol. 8, pp.38-49, March 1971.
- [2] B. Razavi (ed.), *Monolithic Phase-Locked Loops and Clock Recovery Circuits*, IEEE 2003.
- [3] Gursharan Rechal, *A Digital Frequency Synthesizer Using Phase Locked Loop Technique* 1998
- [4] F. M. Gardner, *Charge-Pump Phase-Lock Loops*, IEEE Trans. On Communications, vol. 28, pp. 1849-1858, November 1980.
- [5] F.M Gardner, *Phase lock Techniques*, 2nd ed., John-Wiley & Sons, Inc., NY, 1979.
- [6] K. H. Cheng, W. B. Yang, and C. M. Ying, *A dual-slope phase frequency detector and charge pump architecture to achieve fast locking of phase-locked loop*, IEEE Trans. Circuit and System II, vol. 50, pp. 892-896, Nov. 2003.
- [7] Liu yu-zhen, *Design of phase-Locked loop based on SIMULINK*, Liaoning Technical University's Transaction, vo. 23, no. 2, pp. 236-237, 2004.
- [8] L. C. Liu and B. H. Li, *Fast locking scheme for PLL frequency synthesiser* Electronics Letters, vol. 40, pp. 918-920, July 2004
- [9] P.E. Allen, *PLL Design Equations & PLL Measurement* ECE 6440 - Frequency Synthesizers
- [10] R. E. Best, *Phase-Locked Loops: Theory, Design and Applications*. New York McGraw-Hill, 1984
- [11] R.E. Best, *Phase-Locked Loops: Design, Simulation, and Applications*, 4th edition, McGraw-Hill, 1999 (4th edition)
- [12] J.T. A. Telba and Abdulhameed Al-MazrooA, *Wideband Low Jitter Frequency Synthesizer Modeling and Simulation*, IJCSNS International Journal of Computer Science and Network Security, VOL.10 No.1, January 2010
- [13] Ms. Ujwala A. Belorkar and Dr. S.A.Ladhake, *Design of low power phase Locked Loop (PLL) using 45NM VLSI TECHNOLOGY*, International journal of VLSI design & Communication Systems (LSICS), Vol.1, No.2, June 2010
- [14] F. You, and S. He, "Analysis of Third-order Charge Pump PLLs," IEEE conf., 2004, pp. 1372-1376
- [15] A.Carlosena, A.M. Lazaro, "A Novel Design Method for Phased-Locked Loops of any Order and Type," IEEE conf., 2006, pp. 569-573.
- [16] Yunfei Ye, Ming Zhang "Analysis and Simulation Three Order Charge Pump Phase Locked Loop" 978-1-4244-2108-4/08/\$25.00 © 2008 IEEE.