## A Novel and Efficient Approach for RC Delay Evaluation of On-chip VLSI Interconnect under Current Mode Signaling Technique

R. Kar VLSI Laboratory Department of ECE NIT Durgapur-713209 K.Ramakrishna Reddy VLSI Laboratory Department of ECE NIT Durgapur-713209 Ashis K. Mal VLSI Laboratory Department of ECE NIT Durgapur-713209 A.K.Bhattacharjee VLSI Laboratory Department of ECE NIT Durgapur-713209

## ABSTRACT

Current-mode signaling significantly increases the bandwidth of on-chip interconnects compared to voltage mode signaling and reduces the overall propagation delay. A delay formula for current mode is necessary for estimation of delay and bandwidth for VLSI systems. In this paper, closed-form expression of delay model based on the effective lumped element resistance and capacitance approximation of distributed RC lines are presented. A new closed-form solution of delay under step input excitation is developed. The usefulness of this solution is that both resistive and capacitive load termination is accurately modeled for use in current mode signaling. Comparison of simulation results with other established models justifies the accuracy of our approach.

#### **Categories and Subject Descriptors**

B.7.2 [Integrated Circuits]: Design Aids – Simulation;

#### **General Terms**

Algorithms, Design, Theory

#### Keywords

Current mode signaling, On-chip Interconnect, Moment matching, MNA Analysis, Delay Calculation.

#### **1. INTRODUCTION**

The continuous miniaturization of integrated circuits has opened the path towards System-on-Chip realizations. Process shrinking into the nanometer regime improves transistor performance while the delay of global interconnects, connecting circuit blocks separated by a long distance, significantly increases. Signaling across long global on-chip interconnects is rapidly becoming a performance limiter due to reverse interconnect scaling trends. As an alternative to traditional voltage mode (VM) signaling, signaling techniques based on current-mode (CM) signaling allows for high-speed data transmission due to the improvement in interconnection bandwidth. Various techniques based on simulations and/or analytical closed-form formulations have been proposed to model delay in interconnects [1-3] using the VM signaling concept .Current mode signal transporting techniques may provide an attractive solution to some of the challenges caused by aggressive Interconnect scaling.

A useful closed-form delay analysis of current mode signaling for RC interconnects was presented in [4]. However, the analysis assumes the output response is a linear-ramp signal and does not include transient effects due to a step or fast edge rates inputs. In this work, we present an analytical model based on the closedform formulation of the effective resistance and capacitance of a driven distributed RC line with arbitrary termination. [10] is based on this model and by satisfying the boundary conditions, a closed-form single exponent approximation new of interconnection delay under step input excitation is derived for arbitrary load terminations. It is shown that the accuracy of this work is the same as Sakurai's voltage mode formulation [5], extended herein to accommodate current-mode type circuits.

The closed-form delay expression presented in this paper provides fast delay estimation at only a first order complexity. The model is derived using recurring MNA (Modified Nodal Analysis) to obtain the equivalent resistance and capacitance.

## 2. RC DELAY FORMULATION FOR CURRENT MODE SIGNALLING 2.1 Basic Theory

Long global interconnects can be modeled by distributed RC transmission lines as long as the overall line resistance dominates the response (i.e. R >> jwL). From a signaling point of view, both voltage and current mode drivers can be approximated by a voltage source and a linear resistance. Current-mode receivers, on the other hand, provide a low impedance node at the receiver whereas voltage-mode receivers present a high impedance capacitive termination.  $R_L$  and  $C_L$  are determined from the receiver circuit topologies

A generalized model for a driven distributed RC line is shown in Figure 1(a). The diver is modeled as a voltage source with output resistance  $R_s$ . For the sake of generality the output of the line is terminated with a resistor R<sub>L</sub>, and load capacitance  $C_L$ . For voltage-mode signaling, the termination resistance  $R_L$  is infinite and the output voltage is seen across  $C_L$ . In current mode signaling, the terminating resistance  $R_L$  is finite.

#### 2.2 MNA for Closed form Derivation

Moment-Matching Methods [6-7] can be used to derive a first-order network with effective lumped element parameters for voltage and current mode signaling. It is well understood that a lumped, linear, time-invariant circuit such as that of a generalized distributed RC line shown in Figure 1, can be conveniently expressed in terms of state equations by using the modified nodal admittance matrix (MNA) representation [8][9]. The generalized



(b) Figure 1. (a) Generalized distributed RC model (b) Approximate effective lumped element model

output equation can be expressed in the Laplace domain as:

$$[G+sC]\cdot[X(s)] = b(s) \tag{1}$$

Where G and C are the nodal conductance and capacitance matrices, respectively as shown in Figure 1. X is vector of node voltages and b(s) is the input source excitation.

$$[G] = \begin{bmatrix} G_E + G_u & -G_u & 0 & \dots & \dots & 0 \\ -G_u & 2G_u & -G_u & 0 & \dots & 0 \\ 0 & -G_u & 2G_u & -G_u & 0 & \dots \\ \dots & \dots & \dots & \dots & \dots & \dots \\ \dots & 0 & -G_u & 2G_u & -G_u & 0 \\ \dots & \dots & 0 & 0 & -G_u & 2G_u & -G_u \\ 0 & \dots & 0 & 0 & -G_u & G_L + G_u \end{bmatrix}$$
(2)

 $G_u$  is the segment conductance of the distributed transmission line and  $G_L$  is the load conductance.  $G_E = l/(R_s + R_u)$ ; where  $R_s$  is the source resistance.

The vector of node voltages of X is expanded into a Taylor series to obtain the moments M in (2), where the subscript of Mq indicates the order of the moments. By equating the moments of same order on both sides of (2), a final recursive relationship is obtained to derive the moment as shown in (3).

$$\begin{bmatrix} G + sC \end{bmatrix} \cdot \begin{bmatrix} M_0 + M_1 s + M_2 s^2 + \dots \end{bmatrix} = b(s) \quad (3)$$
  
So, 
$$\begin{bmatrix} G \end{bmatrix} \cdot M_0 = b$$
  
And 
$$\begin{bmatrix} G \end{bmatrix} \cdot M_q = \begin{bmatrix} C \end{bmatrix} \cdot M_{q-1} \quad \forall q > 0 \quad (4)$$

Where  $M_q$  represents the moment vector of the transfer function H(s) of Figure 1(a). A general closed-form expression for the  $q^{th}$  moment and the  $k^{th}$  node voltage of X(s) is given by:

$$m_{q+1}^{k} = \sum_{i=1}^{N} - G_{inv}(k,i) \cdot C(i) \cdot m_{q}^{i}$$
(5)

Where N is the number of distributed segments and  $G_{im}$ , is the inverse matrix ( $G^{-1}$ ) which can be expressed as (A):

$$G_{inv}(k,i) = \begin{cases} \frac{[G_u + (N-k)G_L] \cdot [G_u + (i-1)G_E]}{G_u [G_u G_E + (N-1)G_L G_E + G_L G_u]} \in i \le k \\ \\ \frac{[G_u + (N-i)G_L] \cdot [G_u + (k-1)G_E]}{G_u [G_u G_E + (N-1)G_L G_E + G_L G_u]} \in i > k \end{cases}$$
(A)

From the  $0^{th}$  and  $1^{st}$  moments, the distributed network can be approximated to the 1st order transfer function as shown in (6), where p is the dominant pole that determines the delay of the line.

$$\hat{H}(s) = \frac{\hat{k}}{s+\hat{p}} = \frac{m_0^N \left(-\frac{m_0^N}{m_1^N}\right)}{s + \left(-\frac{m_0^N}{m_1^N}\right)}$$
(6)

## 2.3 Effective Resistance and Capacitance

Since the pole of  $\hat{H}(s)$  is 1/ ( $R_{eff} C_{eff}$ ), the effective resistance and capacitance is derived from (5), which can be written in closed-form as:

$$R_{eff} = \alpha \frac{R_t}{\sqrt{2R_L}} \left( \frac{N-1}{N} \right) \left[ R_s + R_L + \frac{R_t}{3} \left( \frac{N+1}{N} \right) \right]$$

$$+ 2 \frac{\alpha}{\sqrt{2}} \left[ \frac{NR_s + R_t}{N} \right]$$
(7)

$$C_{eff} = \frac{c_t}{\sqrt{2}} + \alpha C_L \left[ \frac{R_s + R_t}{R_{eff}} \right]$$
(8)

$$\alpha = \frac{R_L}{R_L + R_S + R_t} \tag{9}$$

 $R_s$  and  $R_L$  are the source and load resistance respectively.  $R_t$  and  $C_t$  are the total resistance and capacitance calculated from the

unit length components R and C, and total interconnect length l; N is the number of distributed segments.

Thus the distributed transmission line can be effectively modeled by the lumped element resistance and capacitance given in (7-8). The generalized effective lumped element model is shown in Figure 1(b). For current mode signals the source voltage  $(V_s)$  is scaled by  $\alpha$ . The usefulness of this model is that an equivalent lumped element model can predict the step response of an interconnect line for both current and voltage model.

### 3. DELAY ANALYSIS UNDER STEP INPUT EXCITATION

In Figure 2, the distributed line with 1000 segments and lumped element model with effective resistance and capacitance is shown. Since we considered single dominant pole, the effective model voltage response in (6-8) will cross over the distributed output response at approximately 62% of the normalized output voltage. An improved analytical approximation of the delay can be obtained by satisfying the boundary conditions at  $v_{0.62}$  and  $v_{i_3}$  with a single exponent, as shown in Figure 2.





The new normalized expression can be given by:

$$V(t) = 1 - (1 + v_i)e^{-\frac{t}{RC}}$$
(10)

Where RC is the time constant of the new single exponent approximation function. By forcing the boundary condition at v ( $t=t_{0,62}$ ), the following relationship is obtained:

$$t_{v} = \frac{\ln\left[\frac{1+v_{i}}{1-V}\right]}{1-\frac{\ln(1+v_{i})}{\ln(0.38)}}R_{eff}C_{eff}$$
(11)

An optimum value of vi was found iteratively which is approximated by:

$$v_i = v(t=0) = 0.5\alpha \frac{R_t}{R_L} + 0.2$$
 (12)

For an input step excitation, the final expression for current mode and voltage mode signal can be derived by using (7-8) (11) and (12).

$$\frac{t_{v}}{R_{t}C_{t}} = \frac{\ln\left(\frac{1.2 + 0.5\left(\frac{\alpha}{R_{LT}}\right)}{1 - V}\right)}{1 + 1.0335 \ln\left(1.2 + 0.5\left(\frac{\alpha}{R_{LT}}\right)\right)} \cdot R_{E}$$
(13)

Where

$$R_{E} = \left[\frac{\alpha}{2}\left(R_{SL} + 1 + \frac{1}{3R_{LT}}\right) + \alpha\left[\frac{NR_{ST} + 1}{N}\right] + \alpha C_{LT}\left(R_{ST} + 1\right)\right]$$
(14)

Where RLT  $=R_L/R_t$ ,  $R_{ST}=R_S/R_L$ ,  $C_{LT}=C_L/C_t$ , RSL= $R_S/R_L$  the term  $R_E$  depicts the contribution of the normalized source and load terminations (i.e.,  $R_{ST}$ ,  $R_{LT}$  and  $C_{LT}$ ), exhibiting great similarity to the equations derived by Sakurai [5]. The analytical formula of voltage mode signal matches well with the Sakurai model which is determined to have an error less than 3.5% for a large range of parameters'. This accuracy is also maintained for current mode signals across a wide range of values.

## 4. RESULTS OF THE DELAY RESPONSE AND THE EQUATION

We computed the delay for current mode signaling using HSPICE simulator keeping  $R_L$  =500 $\Omega$ . We compare our delay with [10] and distributed delay response with 1000 segments. We call these delays as BshD and DtdD, respectively. For V=0.8 Volt and R<sub>L</sub>=500  $\Omega$  the results of our model are almost equal to the distributed response and BshD. The comparison of our delay (RD) with BshD and DtdD is shown in Table 1. From Table 1 we find that our model provides the accurate delay estimation compared to other approaches and results an average error of 4.7% for large range of parameters. Where 'V' represents the normalized threshold voltage and RC represents the product of the distributed unit segment. We can easily extend our result to voltage mode (By putting  $R_L = \infty$  and  $R_S = 0$ ). If we do so, we will get the similar expression as that of [5].

V=0.9volt ,R <sub>L</sub> =500 Ω				
	Delay (ns)			
RC(ns)	Bas D	Dtd D	R D	
1	0.90	0.89	0.897	
2	1.41	1.405	1.408	
3	1.90	1.86	1.88	
4	2.35	2.29	2.33	
5	2.73	2.68	2.72	
V=0.8volt ,R <sub>L</sub> =500 Ω				
	Delay (ns)			
RC(ns)	Bas D	Dtd D	R D	
1	0.67	0.667	0.67	
2	1.121	1.12	1.121	
3	1.42	1.41	1.425	
4	1.67	1.66	1.67	
5	2.23	2.20	2.22	
V=0.7volt ,R <sub>L</sub> =500 $\Omega$				
	Delay (ns)			
RC(ns)	Bas D	Dtd D	R D	
1	0.52	0.52	0.52	
2	0.867	0.87	0.868	
3	1.11	1.12	1.115	
4	1.40	1.41	1.406	
5	1.68	1.69	1.68	

# Table1. Delay comparison with Distributed delay and[10]

## 5. CONCLUSION

A closed-form 50% delay formula for the current mode interconnects with a step excitation is derived. Compared to HSPICE simulation, the current mode RC model achieves an average error of 4.7% over a wide range of typical parameters. The usefulness of this model is that an equivalent lumped element model can predict the step response of an interconnect line for both current and voltage mode signaling. The derived expression along with this analysis can serve as a convenient tool for delay estimation without much computation during design.

## 6. REFERENCES

- Elmore, W.C., The transient response of damped LineaR Networks with particular regard to wide-band Amplifiers, J. of Applied Physics, Vol. 19, No. 1, pp. 55-63, Jan. 1948
- [2] Rubinstein, J., Penfield, P., Horowitz, M., Signal delay in RC Tree Networks, IEEE Trans. on CAD, Vol 2, No. 3, July , 1993, pp. 202-210.
- [3] Bakoglu, H.B., Circuits, Interconnections, and Packaging for VLSI, Addison Wesley, 1990.
- [4] Seevinck, E., van Beers, P. Ontrop, H., Current-Mode Techniques for High-speed VLSI Circuits with Application to Current Sense Amplifier for CMOS SRAM's, IEEE J. of Solid-state Circuits, Vol 26, No. 4, April 1991.
- [5] Sakurai, T., Closed-form expression for interconnection delay, coupling, and cross-talk in VLS1, IEEE Trans. Electron Devices, Vol. 40, pp. 118-124, Jan. 1993
- [6] Pillage, L.T., Rohrer, R.A. Asymptotic Wave for Evaluation for Timing Analysis, IEEE Trans. on CAD, Vol. 9, No. 4, April 1990, pp. 352-366.
- [7] Achar, R., Nakhla, M.S., Simulation of High-speed Interconnects, Proceedings of the IEEE, Vol. 89, No. 5, May 2001.
- [8] Ho, C.W., Ruehli, A.E., Brennan, P.A., The modified nodal Approach to network analysis, IEEE Trans. Circuits and Systems, Vol. CAS-22, pp. 504- 509, June 1975.
- [9] Mustafa Celik, Lawrence Pileggi, Altan Odabasioglu, IC Interconnect Analysis.
- [10] Bashirullah, R, Liu, W, Cavin, R, Delay and power model for current-mode signaling in deep submicronglobal interconnects, Proceedings of IEEE Custom Integrated Circuits Conference, May 2002, pp. 513 -516.