Abstract

This paper demonstrates a Graphical User Interface (GUI) of 2nd order Sigma-Delta modulator which is used to check the non-idealities of the circuit in BIST Scheme. High-level modeling of the parameters is done with the help of Matlab - Simulink and the parameters like Signal to Noise Ratio (SNR) & Effective Number of Bits (ENOB) are calculated. The value of SNR and ENOB are found to be 108 dB and 18 bits respectively Since the value of SNR and ENOB are increased it makes the respective signal power and Resolution better. The Graphical User
Interface (GUI) of overall model has been successfully implemented after modeling of non-idealities for BIST technique not only avoids depending on the off-chip automatic test equipment (ATE) and reduces the test cost but increases the controllability and observability of the circuit under test also that improves the fault coverage.

References

- [Chaudhari, Jaydip H. "Design and Simulation of 1-bit Sigma Delta ADC in 0. 18 um CMOS Technology." IJCAIT 2. 1 (2013): 50-53.
Improved SNR and ENOB of Sigma-Delta Modulator for Post Simulation and High Level Modeling of Built-in-Test Scheme


- Shaoyu MA, Yan Han, You Cai A 3. 3V 18 Bit Digital Audio Sigma- Delta ADC in 0. 18 um CMOS Process 2007.


- Prateek Verma & Anil Kumar Sahu, A 22 kHz Bandwidth and 107dB SNR Low-pass Sigma-delta ADC. International Conference &quot;SHAASTRATH&quot; on 23rd -24th March 2014 at Rungta Group of Institutions, Raipur.


- SIMULINK and MATLAB Users Guides, The MathWorks, Inc.


Index Terms

Computer Science
Circuits And System

Keywords
Sigma-delta Adc; Gui; Snr; Enob; Bist; Dut.