Analytical Drain Current Model for Symmetrical Gate Underlap DGMOSFET

IJCA Proceedings on International Conference
on Communication, Circuits and Systems 2012

© 2013 by IJCA Journal

iC3S - Number 3

Year of Publication: 2013

Authors:
Sudhansu Kumar Pati
Hemant Pardeshi
Godwin Raj
Chandan Kumar Sarkar
Arghyadeep Sarkar
N Mohan Kumar

{bibtex}ic3s1339.bib{/bibtex}
Abstract

The drain current model of symmetrical Underlap DGMOSFET is evaluated for subthreshold region. Model data is verified with simulation data for validation of the proposed model. For validation the drain current is evaluated with respect to gate to source potential. The drain current is calculated with variation of gate length, underlap length and silicon body thickness. As the gate length and underlap length increases, the drain current decreases and as silicon body thickness increases, increase of drain current is observed.

References


Index Terms

Computer Science

Integrated Circuit
Keywords
Drain Current  Ultrathin Body  Virtual Source  Underlap Dgmosfet