Secure transmission for nanomemories using EG-LDPC

International Conference on VLSI,
Communications and Instrumentation
© 2011 by IJCA Journal

Number 2 - Article 1

Year of Publication: 2011

Authors:
Siva Sreeramdas
S.Aisf Hussain
Dr.M.N.Giri Prasad

{bibtex}icvci1357.bib{/bibtex}

Abstract

Memory cells have been protected from soft errors for more than a decade; due to the increase in soft error rate in logic circuits, the encoder and decoder circuitry around the memory blocks have become susceptible to soft errors as well and must also be protected. Here introducing a new approach to design fault-secure encoder and decoder circuitry for memory designs. The key novel contribution of this paper is identifying and defining a new class of
Secure transmission for nanomemories using EG-LDPC

error-correcting codes whose redundancy makes the design of fault-secure detectors (FSD) particularly simple and further quantify the importance of protecting encoder and decoder circuitry against transient errors. By using that Euclidean Geometry Low-Density Parity-Check (EG-LDPC) codes have the fault-secure detector capability. Using some of the smaller EG-LDPC codes, can tolerate bit or nanowire defect rates of 10% and fault rates of 10-18 upsets/device/cycle, achieving a FIT rate at or below one for the entire memory system and a memory density of 1011 bit/cm2 with nanowire pitch of 10 nm for memory blocks of 10 Mb or larger. Larger EG-LDPC codes can achieve even higher reliability and lower area overhead.

Reference

Secure transmission for nanomemories using EG-LDPC


Index Terms

Computer Science Wireless

Key words

nanomemories
Euclidean Geometry Low-Density Parity-Check (EG-LDPC)