Abstract

Many digital signals processing operation requires several multiplication and for the same we need very fast multiplier for a wide range of requirements for hardware and speed. This paper presents a FFT using for fast and area efficient digital multiplier based on Vedic algorithm. Digital multipliers are the core components of all the digital signal processors (DSPs) and the speed of the DSP is largely determined by the speed of its multipliers. Fast Fourier Transform
(FFT) plays an important role in many signal and image processing, data analyzing for vibration sensors, frequency measurement of earthquakes and telecommunication systems such as WiMax technology which presents both wide bandwidth and wireless solutions.

Reference

- Shamim Akhter, "VHDL implementation of fast NXN multiplier based on Vedic mathematics", jaypee institute of information technology university, 2007 IEEE.
- Application N. Mahdavi, R. Teymourzadeh, IEEE Student Member, Masuri Bin Othman, "VLSI Implementation of High Speed and High Resolution FFT Algorithm Based on Radix 2 for DSP". The 5th Student Conference on Research and Development –SCORED 2007 11-12 December 2007, Malaysia.
- Clare Huggett, Koushik Maharatna, Kolin Paul, "On the Implementation of 128-Pt FFT/IFFT for High-Performance WPAN “, University of Bristol, Bristol, UK Indian Institute of Technology, Delhi, India, 2005 IEEE.

Index Terms

Computer Science Wireless
Key words

Urdhva Triyakbhyam

VHDL

FFT