Abstract

This paper presents co designing of software and hardware which is used for the soft core processor based applications. The ALTERA's SOPC (system on programmable chip) development tool is used to implement the system, which contains an NIOS II processor. To interface the monitor, we need the ALTERA's DE1 board on which the RS232 serial port is available. It also provides Field Programmable Gate Array (FPGA) which is loaded first with the Nios II soft core processor and then Real Time Operating System (RTOS) installed on this FPGA based architecture contained with the soft core processor.
Monitor Interfacing through Soft Core Processor

References

- Julio Perez Acle, Matteo Sonza Reorda, Massimo Violante "Implementing a safe embedded computing system in SRAM-based FPGAs using IP cores: A case study based on the Altera NIOS-II soft processor" in the proceeding of IEEE 2011
- Kentaro Sano "SW and HW Co-design of Connect6 Accelerator with Scalable Streaming Cores"; IEEE 2011.
- NIOS-II Processor Reference Manual, Altera Corporation, San Jose, CA USA, 2009

Index Terms

Computer Science
Monitor Processing

Keywords

Sopc Builder Fpga Rtos Nios II Soft Core Processor