Low Offset and High Slew Rate Buffer Amplifier for LCD Application

Ranjana Kumara Mishra
M.Tech Scholar
NIIST, Bhopal

Teena Raikwar
Assistant Professor
NIIST, Bhopal

ABSTRACT
The proposed buffer achieves low offset and high slew rate in proposed circuit NMOS folded cascode operation amplifier is used instead of rail to rail operation amplifier, use of only NMOS folded cascode operation amplifier reduces the number of MOS used in circuit and using auto zero negative feedback will provide full swing for positive and negative feedback polarity pixel, and to decrease the offset a current distributed load is used which increases DC gain of operational amplifier and as DC gain increases it reduces offset voltage and increases slew rate with same bias current used in folded and summing stage of operational amplifier. The proposed circuit is simulated and verified in LT-spice and Microwind simulation tool using 350nm CMOS TSMC foundry with 3.3 V supply voltage the offset calculated is around .2mV and slew rate is 14V/µs.

Keywords
LCA, Buffer Amplifier

1. INTRODUCTION
In the recent advancement liquid crystal display becomes one of the most popular display device many computers electronics graduates uses it as a display unit each pixel requires an output buffer for high quality display.

To drive having the resistance and capacitive load the widely used class AB buffer amplifier. A display unit consist of source driver, gate driver, timing controller, voltage transformer, reference voltage generator and Gamma correction voltage levels. The column driver of the LCD is the most important part in LCD architecture for Fast speed high resolution low power dissipation are controlled by column driver. An and LCD column driver generally includes digital to analog converter, data latch, shift registers and output buffers among these output buffers is the most dominant to define the speed, resolution, voltage swing and power consumption as the display pixel are always updated row-by-row, the output buffers must be driven by a step size function so there output voltage should be settled within the horizontal scanning time.

LCD output buffer are commonly realized by two stage operational amplifier in unity feedback configuration since to increase the phase margin use Miller compensation capacitor which involve high area consumption, so to avoid this at output node we use dominant pole to exploit them Miller capacitance, to provide high-speed driving capability we use current comparators at output in order to improve not only high-speed but also decreases power consumption during static and increases slew rate.

Lu et al. [5]–[14] proposed some class-AB output buffers for flat-panel-display application, for which the driving capabilities of the circuit are achieved by adding comparators which sense the rising and/or falling edges of the input waveform to turn on a push/pull transistor to charge/discharge the output load. Yu et al. [15] proposed a class-B output buffer for flat-panel-display column driver, for which a comparator was used in the negative feedback path to eliminate the quiescent current in the output stage. Kim et al. [6] proposed a multi-level multi-phase charge-recycling method for low-power AMLCD column drivers. The author proposed this charge-recycling method to reduce the power consumption incurred in driving highly capacitive column lines by storing the charge into the external capacitors and reusing it in the next cycle. Itakura et al. [13–20] proposed an output amplifier in which the phase compensation is achieved by introducing a zero, which is formed by the load capacitance and the phase compensation resistor connected between the output of the amplifier and the capacitive load.

To achieve high resolution for LCD panel DAC resolution should be high and the offset of buffer should be less than resolution of DAC. So, two basic offset cancellation structures with their simple structure are commonly used in LCD source driver, which are chopper and auto-zero [8]–[14]. However, the output buffers in these two structures are still too complicated due to their wide input and output range.

Therefore, we want to improve the offset cancellation structure, and simplify output buffer to become cost-effective. The structure of chopper is shown in Fig. 1. It uses four switches to interchange the input of output buffer so that the offset voltage shown in output is inversed in different two states. If we output positive offset voltage in one frame and negative offset voltage in the next frame, the offset voltage will be averaged to zero. It is important that the output buffer has to change polarity in these two different states. The simple structure of chopper makes it used in some prior researches for offset cancellation [11], [12].
2. CURRENT DISTRIBUTED TECHNIQUE FOR GAIN ENHANCEMENT

As diode connected load replaces the conventional resistance as it acquires large area on silicon chip. Fig. 3. shows diode connected NMOS and PMOS load. The gain increase if we increase the load resistance, but it increase overdrive and hence the swing of output decreases,

\[
A_V = -g_{m1} \frac{1}{g_{m2} + g_{mb2}} = g_{m1} \frac{1}{g_{m2} (1 + \eta)}
\eta = \frac{g_{mb2}}{g_{m2}}
A_V = -\frac{\frac{(W/L)_1}{(W/L)_2}}{1+\eta}
\]

if \( \eta \) is neglected the gain is independent of bias current and voltage, means the gain remains constant shows input and output varies linearly, to make it free from body effect we use PMOS as a active load.

As \( I_{D1} = I_{D2} \) so,

\[
\mu_n \left( \frac{W}{L} \right)_1 \left( v_{gs1} - v_{th1} \right)^2 \approx \mu_p \left( \frac{W}{L} \right)_2 \left( v_{gs2} - v_{th2} \right)^2
A_V \approx -\frac{\frac{(W/L)_1}{(W/L)_2}}{1+\eta}
\]

Fig 4. Differential amplifier design using current distributed load to increase the gain

In the circuit the diode-connected loads consume voltage headroom, thus creating a trade-off between the output voltage swings, the voltage gain, and the input CM range. For given bias current and input device dimensions, the circuit’s gain and the PMOS overdrive voltage scale together. To achieve a higher gain, \((W/L)p\) must decrease, thereby increasing \([V_{GH} - V_{TH}]\) and lowering the CM level.

In order to alleviate the above difficulty, part of the bias currents of the input transistors can be provided by PMOS current sources. Illustrated in Fig. 4., the idea is to lower the \(g_m\) of the load devices by reducing their current rather than their aspect ratio. For example, if M5 and M6 carry 80% of the drain current of M1 and M2, the current through M3 and M4 is reduced by a factor of five. For a given \(V_{GSP} - V_{TH}\)
this translates to a factor of five reduction in the transconductance of M3 and M4 because the aspect ratio of the devices can be lowered by the same factor. Thus, the differential gain is now approximately five times that of the case with no PMOS current sources. If M5 and M6 carry 80% of the drain current of M1 and M2, the current through M3 and M4 is reduced by a factor of five. For a given \( V_{GSP} - V_{THP} \), this translates to a factor of five reduction in the transconductance of M3 and M4 because the aspect ratio of the devices can be lowered by the same factor. Thus, the differential gain is now approximately five times that of the case with no PMOS current sources.

The auto zero with positive feedback technique and gain enhancement using current distributed load both combined in my proposed circuit to reduce the offset and it also enhance the slew rate.

As digital to analog converter is symmetric with respect to a common Vcom voltage which is used of LCD to drive positive and negative pixel as for dot inversion matrix which is generally used in LCD driving mechanism. The symmetric luminance vs applied voltage with respect to Vcom is shown in figure. 5. As due to this symmetry we don’t need rail-to-rail configuration for buffer.

\[ V_{C} = V_{OUT} - V_{DATA} = V_{REF} + V_{OS} - V_{DATA} \]

We can see that the stored voltage in sample phase includes reference, offset and data input voltages, which is different from conventional auto-zero. Due to negative feedback and the law of charge conservation, we can get output voltage when it goes to output phase in Fig. above that

\[ V_{C} = V_{REF} + V_{OS} - V_{OUT} = V_{REF} + V_{OS} - V_{DATA} \]

\[ V_{OUT} = V_{REF} + V_{OS} - V_{REF} - V_{OS} + V_{DATA} = V_{DATA} \]

In this manner, we can achieve offset cancellation to output ideal \( V_{DATA} \). We can see from Fig. 5 that the input voltage of output buffer is fixed at reference voltage either in sample or output phase. It means output buffer can output full gray-level voltage range with constant input voltage level. This characteristic is important that we can simplify structure of output buffer to achieve cost-effective offset cancellation structure.

\[ V_{data} \]

\[ V_{os} \]

\[ V_{os} \]

\[ V_{data} + V_{os} \]

\[ (a) \]

\[ V_{data} \]

\[ V_{os} \]

\[ V_{os} \]

\[ V_{data} + V_{os} \]

\[ (b) \]

Fig. 6. Positive feedback auto zero offset cancellation structure (a) sample phase (b) output

3. PROPOSED BUFFER AMPLIFIER

The proposed buffer configuration contains biasing network (MB1–MB4), NMOS differential amplifier M5 & M6 and M7 for biasing, M8,M17 for folded summing stage and M18,M19 class AB output stage as shown in fig 4.1. Input differential amplifier are designed to draw the same current value \( nI_{B1} \), where \( I_{B1} \) is the quiescent current supplied by the bias network devices MB1–MB4 and \( n \) is the mirror factor of current sourcesM1 and M4, defined as

\[ n = \frac{I_{data}}{I_{os}} \]

Assuming an equal aspect ratio for transistors M8,M9,M12,13 and M11–M17, the currents in both branches of the folded-cascode mirror have the same value. Hence, the drain voltages

\[ V_{data} \]

\[ V_{os} \]

\[ V_{os} \]

\[ V_{data} + V_{os} \]
of M9 and M17 are respectively equal to those of M15 and M16. The currents flowing in M9 and M11 are given by

\[ I_{M11} = I_{M9} = \frac{I_g}{2} + I_{10} \]

Since the gate voltages of M10 and M14 are respectively sizing of the current mirror factors of the folded-cascode input stage, and no additional biasing networks are required to maintain an almost constant output current. Therefore, the output quiescent current of the amplifier class-AB section can get opportunely set by means of an appropriate W/L ratio of M10 & M14, a push-pull O/P stage M18 & M19, operate in class AB mode will turn ON and OFF according to the current distribution at M9 and M12.

![Fig 7. Schematic of proposed buffer](image)

**Device dimension of Proposed buffer**

<table>
<thead>
<tr>
<th>Device</th>
<th>Dimension</th>
</tr>
</thead>
<tbody>
<tr>
<td>M1, M2, M7</td>
<td>9.8/2</td>
</tr>
<tr>
<td>M4, M3</td>
<td>4.9/2</td>
</tr>
<tr>
<td>M5, M6</td>
<td>19.6/2</td>
</tr>
<tr>
<td>M9, M11, M17</td>
<td>10/2</td>
</tr>
<tr>
<td>M10, M13, M14, M15, M16</td>
<td>5/2</td>
</tr>
<tr>
<td>M18</td>
<td>3/2</td>
</tr>
<tr>
<td>M19</td>
<td>2/5</td>
</tr>
</tbody>
</table>

**4. SIMULATION RESULT**

Simulation and results are obtained using LTSPICE IV & MICROWIND 3 software's. Results illustrate the tracking behavior of the proposed output buffer driven by a 50-kHz large-swing triangular wave and loaded with a large-size capacitance of 30pF. As can be inspected, the output voltage basically follows the input voltage for a full dynamic range. To show the output driving performance of the discussed buffer, results depicts the simulated transient response to a 50-kHz full-swing input step for the same capacitive load. Slew-rate values are found to be 12V/µs and 14V/µs for the rising and falling edges, respectively, the offset value of buffer found during simulation is in between .15mV - .2mV during multiple simulations.

Simulation of proposed buffer using 50 KHz square wave input signal in LT-spice using CMOS TSMC 350nm foundry is shown in fig 8. Simulation of proposed buffer using 50 KHz square wave input signal in LT-spice using CMOS TSMC 350nm foundry with different capacitive load in between 5p-30p farad is shown in fig 9. Simulation of proposed buffer using 50 KHz triangular wave input signal in LT-spice using CMOS TSMC 350nm foundry is shown in fig 10.

Design of NMOS folded cascode circuit diagram with current distributed active load using 350nm CMOS technology using Microwind is shown in fig 11. Simulation of proposed buffer using 50 KHz square wave input signal in Microwind using CMOS TSMC 350nm foundry is shown in fig 12. Simulation of proposed buffer using 50 KHz triangular wave input signal in Microwind using CMOS TSMC 350nm foundry is shown in fig 13.
5. CONCLUSION

It is limpidly visually perceived in the results that the output waveform follows the input waveform. Withal the comparison table depicts a remarkable amelioration of the proposed amplifier over other antecedently reported buffers. Hence the high speed self inequitable low power rail-to-rail class-AB buffer amplifier is implemented prosperously. With different capacitive load from 5p to 30p as shown in fig2 & fig 3 with square and triangular wave. A comparison table 2 show the different parameters in comparison with previous results. A simulation in micro-wind tool is shown in Fig 4, fig 5, fig 6 with square and triangular wave input.
6. FUTURE SCOPE
Since the dissertation topic implements a very compact, high speed rail-to-rail buffer for LCD drivers, it can be utilized as a boon in many future applications where die area is a matter of concern, additionally where slew rates is a matter of concern. Since it utilises a only 0.2 mV of static puissance, hence is having tremendous demand in hundreds of exhibit contrivances applications.

Due its merits, it can be utilized in following areas-
* Since power consumption is low, it has a great future in getting utilized in applications like “ultra low power ADCs”.
* Since it is utilizing AMLCD technology, the exhibit is amended remarkably, hence can be utilized in “image exhibit contrivances, flat panel exhibits etc.
* Due to rail-to-rail input and output cognitions, it is greatly utilized in buffered analog clocks. Above are just few examples, but this buffer is having excellent usability in many other areas also.

7. REFERENCES


