The week's pick
Reseach Article
Analysis of Sub Threshold to above Threshold Leakage Reduction Technique for CMOS At 65nm
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 103 - Number 17 |
| Year of Publication: 2014 |
| Authors: Shanky Goyal |
10.5120/18292-9021
|
Shanky Goyal . Analysis of Sub Threshold to above Threshold Leakage Reduction Technique for CMOS At 65nm. International Journal of Computer Applications. 103, 17 ( October 2014), 9-12. DOI=10.5120/18292-9021
Abstract
In this paper, a dual supply level shifter is designed for robust voltage shifting from sub threshold to above threshold domain using high voltage CMOS technique. High voltage CMOS is an effective circuit level technique that improves the performance and design by utilizing high threshold voltage. In this minimum input voltage attainable while maintaining robust operation is found to be around 180mV, at maximum frequency of 1MHz. The level shifter employs an enable/disable feature, which allowing for power saving when the level shifter is not in use. Power dissipation has become an overriding concern for VLSI circuit designers. Proposed level shifter is compared with the previous work for different values of the supply voltage and when implemented on a 65nm CMOS technology, node capable of converting subthreshold voltage signals to above threshold voltage signals. . All these simulation results are based on 65nm CMOS technology and simulated in cadence tool.
References
- Marco Lanuzza and Stefania perri, "Low power level shifter for multi supply voltage designs" IEEE Trans. Very Large Scale Integr. (VLSI) Syst. , vol. 59,no. 12, pp. 922-926, Oct. 2012.
- P. Corsonello, M. Lanuzza, and S. Perri, "Gate-level body biasing technique for high-speed sub-threshold CMOS logic gates," Int. J. Circuit Theory Appl. , 2012.
- J. C. Chi, H. H. Lee, S. H. Tsai, and M. C. Chi, "Gate level multiple supply voltage assignment algorithm for power optimization under timing constraint," IEEE Trans. Very Large Scale Integr. (VLSI) Syst. , vol. 15, no. 6, pp. 637–648, Jun. 2007.
- T. -H. Chen, J. Chen, and L. T. Clark, "Subthreshold to above threshold level shifter design," J. Low Power Electron. , vol. 2, no. 2, pp. 251–258, Aug. 2006.
- K. -H. Koo, J. -H. Seo, M. -L. Ko, and J. -W. Kim, "A new level-up shifter for high speed and wide range interface in ultra deep sub-micron," in Proc. IEEE Int. Symp. Circuits Syst. , Kobe, Japan, 2005, pp. 1063–1065.
- B. Zhai, S. Pant, L. Nazhandali, S. Hanson, J. Olson, A. Reeves, M. Minuth, R. Helfand, T. Austin, D. Sylvester, and D. Blaauw, "Energyefficient subthreshold processor design," IEEE Trans. Very Large Scale Integr. (VLSI) Syst. , vol. 17, no. 8, pp. 1127–1137, Aug. 2009.
- S. N. Wooters, B. H. Calhoun, and T. N. Blalock, "An energy-efficient subthreshold level converter in 130-nm CMOS," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 57, no. 4, pp. 290–294, Apr. 2010.
- A. Chavan and E. MacDonald, "Ultra low voltage level shifters to interface sub and super threshold reconfigurable logic cells," in Proc. IEEE Aerosp. Conf. , 2008, pp. 1–6.
- A. Hasanbegovic and S. Aunet, "Low-power subthreshold to above threshold level shifter in 90 nm process," in Proc. NORCHIP Conf. , Trondheim, Norway, 2009, pp. 1–4.
Index Terms
Keywords