Call for Paper - January 2023 Edition
IJCA solicits original research papers for the January 2023 Edition. Last date of manuscript submission is December 20, 2022. Read More

Hardware Implementation of Modified Weighted Median Filtering on FPGA

International Journal of Computer Applications
© 2014 by IJCA Journal
Volume 105 - Number 4
Year of Publication: 2014
A. V. Subbarao
P. Anil Kumar

A.v.subbarao and Anil P Kumar. Article: Hardware Implementation of Modified Weighted Median Filtering on FPGA. International Journal of Computer Applications 105(4):1-8, November 2014. Full text available. BibTeX

	author = {A.v.subbarao and P. Anil Kumar},
	title = {Article: Hardware Implementation of Modified Weighted Median Filtering on FPGA},
	journal = {International Journal of Computer Applications},
	year = {2014},
	volume = {105},
	number = {4},
	pages = {1-8},
	month = {November},
	note = {Full text available}


In real time applications, most of the times, image is subjected to the noise due to the transmission of images through the channels, scanning, digitizing, and storing at the output. If this noisy image is used for the further processing, it may leads to the incompetent decision for the human interpretation. So the image filtering is essential to keep away from the noise present in the image. The performance of an image filtering system depends on its capability to detect the occurrence of noisy pixels in the image. The earlier image filtering methods has a drawback of pure image quality i. e. low PSNR and high MSE values. And also these filtering methods are designed using PC. Generally PC based image filtering system uses general purpose processor. This type of implementation takes more amount of time to provide the filtered result. Because this PC based filtering system executes the instructions in step by step manner. In order to eradicate the drawbacks associated with existing filtering methods, a new filtering technique is implemented by means of FPGA. Because FPGA's supports parallelism. This new proposed technique gives high image quality that means High PSNR and low MSE values. And also this FPGA based hardware implementation takes less amount of time to get the filtered result.


  • Jasdeep kaur, Mamta Garg, "an improved weighted median filter for the image processing application", International Journal of science and Research (IJSR), India Online ISSN: 2319-7064. Volume 2 Issue 4, April 2013.
  • B Murali Krishna, K Gana Deepika, "Image Processing using IP Core Generator through FPGA", International Journal of Computer Applications (0975 – 8887) Volume 46– No. 23, May 2012.
  • N. Vani, N. Usha rani "FPGA implementation of image filtering applications using XGS", International Conference on Navigational Systems & Signal Processing Applications, December 13th &14th, 2013.
  • Sparsh Mittal, Saket Gupta and S. Dasgupta, "FPGA: An Efficient and Promising Platform For Real-Time Image Processing Applications", Proceedings of the National Conference on Research and Development in Hardware & Systems (CSI-RDHS 2008) June 20-21, 2008, Kolkata, India.
  • S. Klupsch, et al. "Real Time Image Processing based on Reconfigurable Hardware Acceleration", Available www. mpiinf. mpg. de/~strzodka/papers/public/KlErHu_02fpga. pdf.
  • S. Zhang and M. A. Karim, "A new impulse detector for switching median filters", IEEE Signal Process. Lett. , vol. 9, no. 11, pp. 360–363, Nov. 2002.
  • K Nareshkumar, CH Rajarao, "Performance Analysis of Weighted Median Filter Technique for High Density Salt and Pepper Noise Removal", IJRRECS/October 2013/Volume-1/Issue-6/1170-1175.
  • H. Hwang and R. A. Hadded, "Adaptive median filter: New algorithms and results," IEEE Trans. Image Process. , vol. 4, no. 4, pp. 499–502, Apr. 1995.
  • Jain, P. and et al. 2012," Text Fusion in Medical Images Using Fuzzy Logic Based Matrix Scanning Algorithm", International Journal of Scientific and Research Publications, Volume 2, Issue 6, ISSN 2250-3153.
  • Mahdi, J, and mehdi "Impulse noise Detection and Reduction using Fuzzy logic and Median Heuristic Filter'', International Conference on Networking and Information technology, 2011.
  • Alon Hayim, Michael Knieser, Maher Rizkalla, "DSPs/FPGAs Comparative Study for Power Consumption, Noise Cancellation, and Real Time High Speed Applications" J. Software Engineering & Applications, 2010, 3: 391-403.
  • Castleman, K. R. "Digital Image Processing", Upper Saddle River, New Jersey: Prentice-Hall, 1996.