Abstract

Speed improvement in Digital signal processing is considered to be challenging. High speed multipliers and adders are prime requirement for digital filters and for FFT operations. Vedic mathematics is an ancient scheme based on 16 formulas (sutras). These are simple and easy methods which can be directly applied for DSP computations. Many researchers have worked on multiplier designs using Vedic operators. Present paper deals with exhaustive review of literature based on Vedic mathematics. It shows that Vedic mathematics can be used for fast signal processing. Multipliers based on Vedic mathematics can be used for speed improvement, reduction in power consumption, complexity, area etc. Vedic mathematical algorithms can be proved efficient over traditional (existing) methods in FIR and IIR filters for providing effective results in de-noising of biomedical Signal.

References

- Manorajan Pradhan, Rutuparna Panda, Sushant Kumar Sahu 2011, "Speed
comparison of 16 X 16 vedic multipliers; International journal of computer applications, Vol. 21, No. 6, May 2011
- Himanshu Thapliyal and M. B. Srinivas, A Novel Time-Area-Power Efficient Single Precision Floating Point Multiplier; Proceeding MAPLD 2005
- Aniruddha Kanhe, Shishir Kumar Das, Ankik Kumar Singh, 2012; Design and implementation of low power multiplier using vedic multiplication technique; International Journal of computer science and communication techniques, Vol. 3 No. 1 Jan-June 2012, 131-132
- Anuja George, 2012; A novel design of low power high speed SAMM and its FPGA implementation, International journal of computer applications, Volume 43, No. 4, April 2012
- Sumit Vaidya, D. R. Dandekar, Performance comparison of multipliers for power speed trade off in VLSI design; Proceeding ICNVS&apos;10 Proceedings of the 12th international conference on Networking, VLSI and signal processing Pages 262-266.
- Prashant Nair, Darshan Paranjii, S. S. Rathod, VLSI implementation of matrix diagonal method of binary multiplication; Proceedings of SPIT-IEEE Colloquium and International Conference, Mumbai, India, Vol. 2, 55
- Nidhi Mittal, Abhijeet Kumar, Hardware implementation of FFT using vertically and crosswise algorithm; International journal of computer applications, Vol. 35, No.
Vedic Mathematics for Digital Signal Processing Operations: A Review

1, December 2011.
- Rana Mukharhi, Amit Kumar Chatterjee, Manishita Das 2011, "Implementation of an efficient multiplier architecture based on ancient indian vedic mathematics using System..."
Vedic Mathematics for Digital Signal Processing Operations: A Review

- Lorca, F. G. Kessler, Dimigni 1997, "Efficient ASIC and FPGA implementations of

Index Terms

Computer Science

Signal Processing

Keywords

Vedic Mathematics  Multiplier  DSP  Filter Design