CFP last date
22 April 2024
Reseach Article

Study of High Speed Buffer Amplifier using Microwind

by Amrita Shukla, Puran Gaur, Braj Bihari Soni
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 113 - Number 2
Year of Publication: 2015
Authors: Amrita Shukla, Puran Gaur, Braj Bihari Soni
10.5120/19800-1579

Amrita Shukla, Puran Gaur, Braj Bihari Soni . Study of High Speed Buffer Amplifier using Microwind. International Journal of Computer Applications. 113, 2 ( March 2015), 31-35. DOI=10.5120/19800-1579

@article{ 10.5120/19800-1579,
author = { Amrita Shukla, Puran Gaur, Braj Bihari Soni },
title = { Study of High Speed Buffer Amplifier using Microwind },
journal = { International Journal of Computer Applications },
issue_date = { March 2015 },
volume = { 113 },
number = { 2 },
month = { March },
year = { 2015 },
issn = { 0975-8887 },
pages = { 31-35 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume113/number2/19800-1579/ },
doi = { 10.5120/19800-1579 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T22:49:56.517537+05:30
%A Amrita Shukla
%A Puran Gaur
%A Braj Bihari Soni
%T Study of High Speed Buffer Amplifier using Microwind
%J International Journal of Computer Applications
%@ 0975-8887
%V 113
%N 2
%P 31-35
%D 2015
%I Foundation of Computer Science (FCS), NY, USA
Abstract

This paper propose a verilog implementation of high speed buffer amplifier for reduce the quiescent current consumption a current reuse technique is used in the output stage of the buffer amplifier. The proposed buffer amplifier implemented in a 0. 25 µA CMOS technology demonstrate that an average value of 0. 1 µA static current. The settling time 0. 2% of the final voltage is 2 ns under a 30 K? resistance and 30 pF capacitance load. The area of buffer amplifier is 23. 123 µm * 78. 250 µm.

References
  1. Chih-Wen Lu, Ping-Yeh Yin, Kuo, Hsuan-Lun, Salvatore Pennisi, 2012, IEEE Conference Publications ISSN 0271-4302 "A Low-Quiescent Current Two Input/Output Buffer Amplifier for LCDs".
  2. Davide Marano, Gaetano Palumbo, Salvatore Pennisi, 2011, IEEE Conference Publications,ISSN: 0271-4302, "Self- Biased Dual-Path Push-Pull Output Buffer Amplifier Topology for LCD Driver Applications".
  3. Chetan D. Parikh, D. Nagchoudhuri, 2011, IEEE Conference Publications, "A 0. 7-V Rail-to-Rail Buffer Amplifierb with Double-Gate MOSFETs".
  4. Arnon Kanjanop, Varakorn Kasemsuwan, 2011, IEEE Conference Publications, "A Low Voltage Class AB Current Differencing Buffered Amplifier (CDBA)".
  5. Jia-Hui Wang, Jing-Chuan Qiu, Chien-Hung Tsai, Chin-Tien Chang, Chen-Yu Wang, 2010, IEEE Conference Publications, "An 8-bit LCD Source Driver with Push- Pull Low- Power Output Buffer Amplifiers".
  6. B. Verbruggen, M. Iriguchi, J. Craninckx, 2012, in Proc. IEEE ISSCC Tech. Dig. , pp. 466–468, "A 1. 7 mW 11 b 250 MS/s 2× interleaved fully dynamic pipelined SAR ADC in 40 nm digital CMOS".
  7. A. Kanjanop, A. Suadet, P. Singhanath, T. Thongleam, S. Kuankid, V. Kasemsuwan, 2011, International Conference on Modeling, Simulation and Applied Optimization, "An ultra low voltage rail-to-rail DTMOS voltage follower".
  8. Kim, Y. M. , Hahn, J. , Kim, Y. H. , Kim, J. H. , Park, G. B. , Min, S. W. , Lee, B. G. , 2011, IEEE Trans. Broadcast. , 57, (2), pp. 454–461, "A directional-view and sound system using a tracking method".
  9. Amrita Shukla, Puran Gour, Braj Bihari Soni , 2013, ISSN : 2230-7109, IJECT Vol. 4, "Implementation of Low-Quiescent Current Two Input/ Output Buffer Amplifier for LCDs Application".
Index Terms

Computer Science
Information Sciences

Keywords

Quiescent current buffer amplifier CMOS PMOS NMOS.