Call for Paper - October 2019 Edition
IJCA solicits original research papers for the October 2019 Edition. Last date of manuscript submission is September 20, 2019. Read More

Techniques for Low Power and Area Optimized VLSI Testing using Novel Scan Flip-Flop

Print
PDF
International Journal of Computer Applications
© 2015 by IJCA Journal
Volume 113 - Number 5
Year of Publication: 2015
Authors:
R. Jayagowri
10.5120/19824-1664

R Jayagowri. Article: Techniques for Low Power and Area Optimized VLSI Testing using Novel Scan Flip-Flop. International Journal of Computer Applications 113(5):22-28, March 2015. Full text available. BibTeX

@article{key:article,
	author = {R. Jayagowri},
	title = {Article: Techniques for Low Power and Area Optimized VLSI Testing using Novel Scan Flip-Flop},
	journal = {International Journal of Computer Applications},
	year = {2015},
	volume = {113},
	number = {5},
	pages = {22-28},
	month = {March},
	note = {Full text available}
}

Abstract

Power consumption of any circuit is high during test mode than its normal mode of functioning. Different techniques are proposed to reduce the test power. This paper presents the consolidated research work carried to reduce the test power. Usually the power dissipation is due to the sequential and combinational elements presents in the circuit. In this paper we proposed different methodologies and they are at cell level optimization to reduce test power. The structure of the scan flip-flop is modified to reduce the power due to sequential elements and gating techniques are proposed to reduce power duo to combinational elements. The proposed methodologies are implemented on the different ISCAS benchmark circuit and the experimental results were observed. These experimental results showed that our proposed methods reduced the switching power by 44. 58-61. 97%including the proposed gating technique, area by 30-45% and the test time by 50%.

References

  • Vishwani D Agarwall, Michael 'L' Bushnell, "Essentials of electronic testing for digital memory and mixed signal vlsi circuits, kluwar academic publisher, 2000 .
  • Alfred. L. Crouch, " Design-for-Test for Digital IC's and Embedded Core Systems", Prentice Hall PTR,ISBN 0-13-084827-1,2000.
  • Zorian, Y. ,:A distributed BIST control scheme for complex VLSI devices. In. : IEEE VLSI test symposium, pp. 4-9. (1993)
  • Dobholkar, V. et al. ,:Techniques to minimize power dissipation in scan and combinational circuits during test application. In: IEEE Transactions on computer aided design, pp. 1325-1333. Dec (1998)
  • Kajihara, S. et al. ,: Test vector modification for power reduction during scan testing. In: Proceedings VLSI test symposium, (2002)
  • Ramersaro et al. ,:Preferred Fill: A Scalable Method to Reduce Capture Power for Scan Based Designs. In: International Test Conference, pp. 1-10. (2006)
  • Gerstendorfer, S. , Wunderlich, H. J. ,:minimized power consumption for scan based BIST. In: proceeding International Test Conference, (1999)
  • Swarup Bhunia, Hamid Mahmoodi, Dabjyothi Ghosh, saibal Mukhopadhyay, k. roy,: low power scan design using first level supply gating. In: IEEE transactions on VLSI system, vol 13, no 3, pp. 384-395. (2005)
  • Amit mishra, Nidhi sinha, Satdev, virendra singh, Sreejit chakravarthy, Adit. D. Singh,:Modified scan flip flop for low power testing. In: Proceedings 19th IEEE Asian Test Symposium, pp. 367 – 370. (2010)
  • Kiat-seng Yeo,samir. S Rafail,s Wangling croh, CMOS BICMOS VLSI- low voltage ,low power, Pearson education pvt. Ltd. 2002.
  • Jayagowri, R. , Gurumurthy, K. S. ,: Design and Implementation of Area and Power Optimised Novel ScanFlop. In: International Journal of VLSI design & Communication(VLSICS),Vol. 2, no. 1, pp. 37-43. (2011)
  • Jayagowri, R. , Gurumurthy, K. S. ,: A Technique for Low Power Testing of VLSI Chips. In: Proceedings of IEEE International Conference on Devices, Circuits and Systems,DOI:10. 11. 1109/ICDCSyst. 2012. 6188654, pp. 662-665. (2012).
  • Jayagowri, R, Gurumurthy, K. S,: Implementation of Gating Technique with Modified Scan Flip-Flop for Low power Testing of VLSI Chips. Progress in VLSI Design and Test, DOI: 10. 1007/978-3-642-31494-0_7, Proceedings of 16th International Test Symposium, VDAT 2012, LNCS Vol. 7373, pp. 52-58(2012).
  • Yang Lu, Lombardi, F, Pontarelli,S, Ottavi, M,: Design and Analysis of Single event Tolerant Slave Latches for Enhanced Scan Delay Testing. IEEE Transaction on Device and Material Reliability, Vol. 1, Issue 14, pp. 333-343(2014).
  • Hsing-Chung liang, Chang-Jung Ho,: Multifunction Controller for low-power multiple scan test of transition delay Faults, In: Proceeding of International Symposium on Next Generation Electronics, DOI: 10. 1109/ISNE. 2014. 6839366, pp. 1-3(2014).
  • Linfeng chen, Aijiao Cui, A Power Efficient Scan Tree Design by exploring Q'D Connection, IEEE International Symposium on Circuits and Systems, pp. 1018-1021(2013).