CFP last date
20 May 2024
Call for Paper
June Edition
IJCA solicits high quality original research papers for the upcoming June edition of the journal. The last date of research paper submission is 20 May 2024

Submit your paper
Know more
The week's pick
Responsive image
Enhancing Privacy Preservation: Multi-Attribute Protection with P-Sensitive K-Anonymity

Twinkle Patel Kiran Amin
Random Articles
Reseach Article

Power Efficient Arithmetic Logic Unit Design using Reversible Logic

by Naman Sharma, Rajat Sachdeva, Upanshu Saraswat, Rajat Yadav, Gunjeet Kaur
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 128 - Number 6
Year of Publication: 2015
Authors: Naman Sharma, Rajat Sachdeva, Upanshu Saraswat, Rajat Yadav, Gunjeet Kaur
10.5120/ijca2015906591

Naman Sharma, Rajat Sachdeva, Upanshu Saraswat, Rajat Yadav, Gunjeet Kaur . Power Efficient Arithmetic Logic Unit Design using Reversible Logic. International Journal of Computer Applications. 128, 6 ( October 2015), 36-41. DOI=10.5120/ijca2015906591

@article{ 10.5120/ijca2015906591,
author = { Naman Sharma, Rajat Sachdeva, Upanshu Saraswat, Rajat Yadav, Gunjeet Kaur },
title = { Power Efficient Arithmetic Logic Unit Design using Reversible Logic },
journal = { International Journal of Computer Applications },
issue_date = { October 2015 },
volume = { 128 },
number = { 6 },
month = { October },
year = { 2015 },
issn = { 0975-8887 },
pages = { 36-41 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume128/number6/22880-2015906591/ },
doi = { 10.5120/ijca2015906591 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T23:20:43.723141+05:30
%A Naman Sharma
%A Rajat Sachdeva
%A Upanshu Saraswat
%A Rajat Yadav
%A Gunjeet Kaur
%T Power Efficient Arithmetic Logic Unit Design using Reversible Logic
%J International Journal of Computer Applications
%@ 0975-8887
%V 128
%N 6
%P 36-41
%D 2015
%I Foundation of Computer Science (FCS), NY, USA
Abstract

Reversible logic is highly useful in nanotechnology, low power design and quantum computing. The paper proposes a power efficient design of an ALU, using Reversible Logic Gates. With power management becoming a critical component for hardware design developers, Reversible Logic can provide a viable alternative towards creating low power digital circuits.

References
  1. Laszlo B. Kish, Texas A&M University, Department of Electrical Engineering, College Station, TX 77843-3128, USA Received 16 July 2002; received in revised form 19 September 2002; accepted 19 September 2002, Communicated by C.R. Doering, “End of Moore’s law: thermal (noise) death of integration in micro and nano electronics.”
  2. Trevor Pering, Tom Burd, and Robert Brodersen University of California Berkeley, Electronics Research Laboratory, “Dynamic Voltage Scaling and the: Design of a Low-Power Microprocessor System”
  3. C. H. Bennett, "Notes on the history of reversible computation," IBM J. Research and Development, vol. 32, pp. 16-23, January 1988.
  4. C. H. Bennett, "Logical reversibility of computation," IBM J. Research and Development, pp. 525-532, November 1973.
  5. R. W. Keyes and R. Landauer, "Minimal energy dissipation in logic," IBM J. Research and Development, pp. 152-157, March 1970.
  6. R. Landauer, "Irreversibility and heat generation in the computing process," IBM J. Research and Development, vol. 3, pp. 183-191, July 1961.’
  7. R. Feynman,” Quantum Mechanical Computers”, Optic News, Vol 11, pp 11-20 1985.
  8. T.Toffoli, “Reversible Computing”, Tech memoMIT/LCS/TM-151, MIT Lab for Computer Science 1980.
  9. Fredkin E. Fredkin and T. Toffoli,, “Conservative Logic”, Int’l J. Theoretical Physics Vol 21, pp.219-253, 1982
  10. Peres, “Reversible Logic and Quantum Computers”, Physical review A, 32:3266- 3276, 1985.
  11. Padmanabhan Pillai and Kang G. Shin, “Real-Time Dynamic Voltage Scaling for Low-Power Embedded Operating Systems”, Real-Time Computing Laboratory Department of Electrical Engineering and Computer Science The University of Michigan Ann Arbor, MI 48109-2122, U.S.A.
  12. Asher Pers, “Reversible logic and quantum computers”, The American Physical Society
  13. T. Toffoli, "Reversible Computing," Technical Report MIT/LCS/TM-151, 1980.
  14. D. Deutsch, "Quantum Theory, the Church-Turing Principle and the Universal Quantum Computer," Proceedings of the Royal Society of London, vol. 400, 1982.
  15. D. Deustch, "Quantum Computational Networks," Proceedings of the Royal Society of London. Series A, Mathematical and Physical Sciences , vol. 425, iss. 1868, 1989, pp. 73-90
  16. A Novel Quantum Cost Efficient Reversible Full Adder Gate in Nanotechnology Md. Saiful Islam Institute of Information Technology, University of Dhaka, Dhaka-1000, Bangladesh
  17. “Digital Design” by M. Morris Mano
  18. “Computer System Architecture” by M. Morris Mano
  19. www.researchgate.net
  20. V. Rajmohan, Member IACSIT, V. Renganathan, and M. Rajmohan ―A Novel Reversible Design of Unified Single Digit BCD Adder-Subtractor‖, International Journal of Computer Theory and Engineering, Vol. 3, No. 5, October 2011
  21. Md. Belayet Ali , Md. Mosharof Hossin and Md. Eneyat Ullah, ―Design of Reversible Sequential Circuit UsingReversible Logic Synthesis‖ International Journal of VLSI design & Communication Systems (VLSICS) Vol.2, No.4, December 2011
  22. Fredkin E. Fredkin and T. Toffoli,‖Conservative Logic‖, Int’l J. Theoretical Physics Vol 21, pp.219-253, 1982.
  23. Peres, ―Reversible Logic and Quantum Computers‖, Physical review A, 32:3266- 3276, 1985.
Index Terms

Computer Science
Information Sciences

Keywords

Reversible logic Arithmetic Logic Unit Low Power Design

Powered by PhDFocusTM