The week's pick
Random Articles
Reseach Article
Linear Feed Back Shift Register Base Multiple Long Period Random Binary Sequences Generator
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 138 - Number 3 |
| Year of Publication: 2016 |
| Authors: Neha Agrawal, Neelesh Gupta, Neetu Sharma |
10.5120/ijca2016908727
|
Neha Agrawal, Neelesh Gupta, Neetu Sharma . Linear Feed Back Shift Register Base Multiple Long Period Random Binary Sequences Generator. International Journal of Computer Applications. 138, 3 ( March 2016), 13-16. DOI=10.5120/ijca2016908727
Abstract
In electronics communication systems random number generation is use for security purpose. The numbers which are in random but in predefined sequence pattern is called as pseudo random while the numbers which are unpredictable and in undefined sequence pattern is called as true random numbers. These random numbers are also use for bit error rate testinig (BERT). When multiple bits are required then linear feedback shift registers are the best source of random number generator. The increase in length of random number sequence consumes more area. Here a increase lenth of sequence and multiple bits random number generator is design using linear feedback shift registers and multiple port SRAM memory. The SRAM base random number generator is area efficient using VHDL. The improved computational time and throughput is computed using VHDL implementation.
References
- Yuan Li, Paul Chow, Jiang Jiang, Minxuan Zhang, and Shaojun Wei "Software/Hardware Parallel Long-Period Random Number Generation Framework Based on the WELL Method" Ieee Transactions On Very Large Scale Integration (Vlsi) Systems year 2013.
- David B. Thomas, and Wayne Luk "The LUT-SR Family of Uniform Random Number Generators for FPGA Architectures " IEEE Transactions On Very Large Scale Integration (Vlsi) Systems, April 2013.
- Piotr Zbigniew Wieczorek, and Krzysztof Gołofit "Dual-Metastability Time-Competitive True Random Number Generator" Ieee Transactions On Circuits And Systems. ,year 2013.
- Sharmitha.E.K, Sharmitha.E.K, Nisha Angeline. M, Palanisamy.C "High Throughput LFSR Design for BCH Encoder using Sample Period Reduction Technique for MLC NAND based Flash Memories " International Journal of Computer Applications (0975 – 8887), March 2013.
- Srinivasan Krishnaswamy and Harish K. Pillai "On the Number of Linear Feedback Shift Registers With a Special Structure" IEEE Transactions On Information Theory, March 2012.
- François Arnault, Thierry Berger, Marine Minier, and Benjamin Pousse " Revisiting LFSRs for Cryptographic Applications " IEEE Transactions On Information Theory, December 2011.
- Nilanjan Mukherjee and Janusz Rajski, Grzegorz Mrugalski and Artur Pogiel "Ring Generator: An Ultimate Linear Feedback Shift Register" IEEE Computer Society year 2011.
- Fabio Pareschi, Gianluca Setti, and Riccardo Rovatti " Implementation and Testing of High-Speed CMOS True Random Number Generators Based on Chaotic Systems" IEEE Transactions On Circuits And Systems, DECEMBER 2010.
- Kiran George and Chien-In Henry Chen "Logic Built-In Self-Test for Core-Based Designs on System-on-a-Chip" IEEE Transactions On Instrumentation And Measurement, May 2009.
- Enes Pasalic "On Guess and Determine Cryptanalysis of LFSR-Based Stream Ciphers" IEEE Transactions On Information Theory, July 2009
- Enes Pasalic "On Guess and Determine Cryptanalysis of LFSR-Based Stream Ciphers" IEEE Transactions On Information Theory , July 2009.
- Walter Aloisi and Rosario Mita "Gated-Clock Design of Linear-Feedback Shift Registers" Ieee Transactions on Circuits and Systems—II: Express Briefs, year june 2008.
- Doshi N. A., Dhobale S. B., and Kakade S. R. "LFSR Counter Implementation in CMOS VLSI" World Academy of Science, Engineering and Technology 48 year 2008.
- Hong-Sik Kim and Sungho Kang "Increasing Encoding Efficiency of LFSR Reseeding-Based Test Compression" EEE Transactions On Computer-Aided Design Of Integrated Circuits And Systems, May 2006.
- Rajendra S. Katti, Xiaoyu Ruan, and Hareesh Khattri "Multiple-Output Low-Power Linear Feedback Shift Register Design" IEEE Transactions On Circuits And Systems, July 2006
- P. J Coleman-Smith "Verification of the GREAT Total Data Readout System Using Pseudo Random Pattern Generator" IEEE Transactions On Nuclear Science, August 2006.
- Timothy O. Dickson, Ekaterina Laskin, Imran Khalid, Rudy Beerkens, Jingqiong Xie, Member, Boris Karajica, and Sorin P. Voinigescu "An 80-Gb/s 231 1 Pseudorandom Binary Sequence Generator in SiGe BiCMOS Technology" IEEE Journal Of Solid-State Circuits,December 2005.
- Hong-Sik Kim, Yongjoon Kim,and Sungho Kang " Test-Decompression Mechanism Using a Variable-Length Multiple-Polynomial LFSR" IEEE Transactions On Very Large Scale Integration (Vlsi) Systems,August 2003
- Nicholas Kolokotronis and Nicholas Kalouptsidis "On the Linear Complexity of Nonlinearly Filtered PN-Sequences" IEEE Transactions On Information Theory, November 2003.
- Toni Stojanovski and Ljupˇco Kocarev "Chaos-Based Random Number Generators—Part I: Analysis" IEEE Transactions On Circuits And Systems—I: Fundamental Theory And Applications, March 2001.
- Te Sun Han, Fellow, and Osamu Uchida " Source Code with Cost as a Nonuniform Random Number Generator" IEEE Transactions On Information Theory, March 2000.
- Karthik Visweswariah, Sanjeev R. Kulkarni, and Sergio Verd´u "Source Codes as Random Number Generators" IEEE Transactions On Information Theory, March 1998.
Index Terms
Keywords