The week's pick
Random Articles
Reseach Article
Survey paper on FIR Filter using Programming Reversible Logic Gate
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 151 - Number 11 |
| Year of Publication: 2016 |
| Authors: Anjulata Choudhary, Nashrah Fatima, Paresh Rawat |
10.5120/ijca2016911933
|
Anjulata Choudhary, Nashrah Fatima, Paresh Rawat . Survey paper on FIR Filter using Programming Reversible Logic Gate. International Journal of Computer Applications. 151, 11 ( Oct 2016), 9-12. DOI=10.5120/ijca2016911933
Abstract
Reversible computing is a version of computing in which the computational system to a degree is reversible. An essential circumstance for reversibility of a computational version is that the relation of the mapping states of transition features to their successors have to always be one-to-one. Reversible logic has emerged as an change design technique to the conventional logic, ensuing in decrease energy consumption and lesser circuit area. In this paper, a review of an efficient architecture of the reversible FIR filter structure is presented. For reaching low electricity, reversible good judgment mode of operation is implemented inside the design. Vicinity overhead is the tradeoff inside the proposed layout. From the synthesis consequences, the proposed low electricity FIR filter architecture offers power saving when as compared to the conventional layout. The vicinity overhead is for the proposed structure.
References
- Kiran Joy and Binu K Mathew, “Implementation of a FIR Filter Model using Reversible Fredkin Gate”, Control, Instrumentation, Communication and Computational Technologies (ICCICCT), 2014 International Conference on IEEE Xplore: 22 December 2014.
- H. Thapliyal, N. Ran-Ganathan and S. Kotiyal, "Design of Testable Reversible Sequential Circuits", IEEE Transactions on VLSI, pp. 1-9, 2012.
- H. Thapliyal and N. Ranganathan, "Design of reversible latches optimized for quantum cost delay and garbage outputs", Proceedings of the Twenty Third IEEE International Conference on VLSI Design, pp. 235-240, 2010.
- H. Thapliyal and N. Ranganathan, "Testable reversible latches for molecular qca", Proceedings of the Eighth IEEE Conference on Nanotechnology, pp. 699-702, 2008.
- M. Chuang and C. Wang, "Reversible sequential element designs", Proceedings of the IEEE Asia and South Pacific Design Automation Conference, pp. 420-425, 2007.
- S. Kumar Sastry Hari, S. Shroff, S. Noor Mahammad and V. Kamakoti, "Efficient building blocks for reversible sequential circuit design", Proceedings of the Forty Ninth IEEE International Midwest Symposium on Circuits and Systems, pp. 437-441, 2006.
- J.E. Rice, "A New Look at Reversible Memory Elements", Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 243-246, 2006.
- J.W. Bruce, M.A. Thornton, L. Shivakumaraiah, P.S. Kokate and X. Li, "Efficient Adder Circuits Based on a Conservative Reversible Logic Gate", Proc. of the IEEE Computer Society Annual Symposium on VLSI, pp. 83-88, 2002.
Index Terms
Keywords