Call for Paper - January 2023 Edition
IJCA solicits original research papers for the January 2023 Edition. Last date of manuscript submission is December 20, 2022. Read More

GALS Technology to Improve Throughput of FIFO

Print
PDF
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Year of Publication: 2017
Authors:
Pragya Dour, Chhaya Kinkar
10.5120/ijca2017912782

Pragya Dour and Chhaya Kinkar. GALS Technology to Improve Throughput of FIFO. International Journal of Computer Applications 157(8):1-7, January 2017. BibTeX

@article{10.5120/ijca2017912782,
	author = {Pragya Dour and Chhaya Kinkar},
	title = {GALS Technology to Improve Throughput of FIFO},
	journal = {International Journal of Computer Applications},
	issue_date = {January 2017},
	volume = {157},
	number = {8},
	month = {Jan},
	year = {2017},
	issn = {0975-8887},
	pages = {1-7},
	numpages = {7},
	url = {http://www.ijcaonline.org/archives/volume157/number8/26848-2017912782},
	doi = {10.5120/ijca2017912782},
	publisher = {Foundation of Computer Science (FCS), NY, USA},
	address = {New York, USA}
}

Abstract

An efficient high throughput FIFO (First-In-First-Out) system using GALS (Globally Asynchronous Locally Synchronous) technology is designed for data transfer from one domain to another domain with the development of a modeling and simulation framework whoseresults are obtained as RTL(Register-Transfer Level) Schematic. Integration of several of IP (Intellectual Property) cores into a single chip in order to fulfill the demand of latest applications, leads to various timing issues especially interfacing between the different clock domains. The GALS technology provides a clock distribution feature for the same. A general purpose 8-bit synchronous core designfavoringthe GALS technology is used for the designing. The model is implemented in VHDL (Very High Speed Integrated Circuits Hardware Description Language) with Xilinx ISE (Integrated Synthesis Environment) Design Suite 14.5 Version software and simulated using ISim tool. The synthesis results show improved throughput andreduced chip area usingGALS.

References

  1. Silberschatz Galvin, Operating System Concepts.
  2. HoSuk Han Kenneth S.Stevens, IEEE, Clocked & Asynchronous FIFO Characterization & Comparison, 2009.
  3. Abbas Rahimi, Mostafa E. Salehi, SiamakMohammadi, Sied Mehdi Fakhraie, Microelectronics Journal 42, Elsevier, Low-Energy Gals Noc with FIFO—Monitoring Dynamic Voltage Scaling, , 2011: 889-896.
  4. Hyoung-Kook Kim, Laung-Terng Wang, Yu-Liang, Wen-Ben Jone,Journal of Electronic Testing 29(1), Testing of Synchronizers in Asynchronous FIFO, February 2013:49-72.
  5. James S. Guido, Graduate Student Member, IEEE, and Alexandre Yakovlev, Senior Member, IEEE, Design of Self-Timed Reconfigurable Controllers for Parallel Synchronization via Wagging, 2011.
  6. Lin Shijun, Su Li , JIN Depeng , Zeng Lieguang, Universal GALS Platform and Evaluation Methodology for Networks-on-Chip, 2009: 176-182.
  7. Dadhania Prashant C, Journal of Information, Knowledge and Research in Electronics and Communication Engineering, ISSN: 0975 – 6779, Nov 12 To Oct 13, Volume – 02, Issue – 02, Designing Asynchronous FIFO, 2002:561-563.
  8. Amit Kumar, Shankar, Neeraj Sharma, International Journal of Computer Applications (0975 –8887)Volume 86–No 11, Verification of Asynchronous FIFO using System Verilog, January 2014:16-20.
  9. Clifford E. Cummings, Peter Alfke, SNUG-2002, San Jose, CA,Simulation and Synthesis Techniques for Asynchronous FIFO Design with Asynchronous Pointer Comparisons,2002.
  10. Frances Ann Hill, Eric Vincent Heubel, Philip Ponce de Leon, and Luis Fernando Velásquez-García,Senior Member, IEEE, High-Throughput Ionic Liquid Ion Sources Using Arrays of Micro fabricatedElectro spray Emitters With Integrated Extractor Grid and Carbon Nanotube Flow Control Structures, 2014:1237-1247.
  11. Dr.Guy Tel-Zur, Ben-Gurion University, Israel, The Importance of High-Performance and High-Throughput Computing, HPC Advisory Council, Israel Supercomputing Conference, February 7, 2012.
  12. Xiao Yong, Zhou Runde, IEEE, Low Latency High Throughput Circular Asynchronous FIFO, Institute of Microelectronics, Tsinghua University, 2008: 812-816.
  13. Jiann S. Yuan, Senior Member, IEEE, and WeidongKuang, Teaching Asynchronous Design in Digital Integrated Circuits, 2004:397-404.

Keywords

FIFO (First-In-First-Out), GALS (Globally Asynchronous Locally Synchronous), RTL (Register-Transfer Level) Schematic, System-On-Chip (SoC), IC (Integrated Circuit), throughput, chip area.