The week's pick
Random Articles
Reseach Article
Comparative Analysis of 4x4 Vedic and Conventional Multiplier with different Adders at 32 nm Technology
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 159 - Number 3 |
| Year of Publication: 2017 |
| Authors: Sanjay S. Chopade, Dinesh V. Padole |
10.5120/ijca2017912888
|
Sanjay S. Chopade, Dinesh V. Padole . Comparative Analysis of 4x4 Vedic and Conventional Multiplier with different Adders at 32 nm Technology. International Journal of Computer Applications. 159, 3 ( Feb 2017), 24-31. DOI=10.5120/ijca2017912888
Abstract
Processor speed largely governed by the multiplier architectures. It is desired to have faster ALU with lower power consumption for portable applications to have good battery life. Hence, there is need to address different multiplier architectures. In this paper, the analysis of 4-bit multiplier using a Vedic Mathematics (Urdhva Tiryagbhyam sutra) and conventional multiplier with two different adders has been realized using carry look ahead adder and ripple carry adder. Comparative study of multipliers is done for low power requirement and high speed. The main purpose of the paper is to investigate the better adder and multiplication technique. It is observed that the conventional multiplier with CLA adder is more stable and power efficient. Conventional multiplier with CLA adder is having 117 % less energy delay product than Vedic with RCA adder, 62.0 % less than CLA based Vedic multiplier and 30.7 % less than conventional multiplier with RCA adder at supply voltage 0.9 V. Conventional multiplier with CLA adder is good over RCA adder based multiplier
References
- M.E. Paramasivam and Dr. R.S. Sabeenian,"AnEfficient Bit Reduction Binary MultiplicationAlgorithmusing Vedic Methods", IEEE 2ndInternational Advance Computing Conference, 2010, ISBN: 978-1-4244-4791-6/10, pp. 25-28.
- Swami Bharati Krishna Tirthaji Maharaja, “VedicMathematics”, MotilalBanarsidass Publishers, 1965.
- Chandrasekaran,A, nd Broderson, Low Power Digital Design, Kluwer Academic Publishers,1995.
- Haghparast, M., S.J. Jassbi, K. Navi and O. Hashemipour, 2008. Design of a novel reversiblemultiplier circuit using HNG gate in nanotechnology. World Appl. Sci. J., 3(6): 974-978.
- ITRS, International Technology Roadmap for semiconductors, 2005.
- Performance S.S. Chopade, S.D. Pable, Dinesh V Padole,"Analysis of CNFET based Interconnect Drivers for Sub-threshold Circuits", International Journal of Computer Applications,Volume 60– No.4, December 2012.
- C. F. Law, S. S. Rofail, and K. S. Yeo "A Low-Power 16×16-Bit Parallel Multiplier UtilizingPass-Transistor Logic" IEEE Journal of Solid State circuits, Vol.34, No.10, pp. 1395-1399, October 1999.
- Oscal T. C. Chen, Sandy Wang, and Yi-Wen Wu “Minimization of Switching Activities ofPartial Products for Designing Low-Power Multipliers” IEEE Transaction on VLSI System.Vol.11, No.3, pp. 418-433, June 2003.
- A.P. Nicholas, K.R Williams, J. Pickles, “Application of Urdhava Sutra”, Spiritual Study Group, Roorkee (India),1984.
- Jasmine Saini,Somya Agarwal, Aditi Kansal,"Performance, Analysis and Comparison of Digital Adders"International Conference on Advances in Computer Engineering and Applications (ICACEA)
- Premananda B.S.,Samarth S. Pai,Shashank B.,Shashank S. Bhat "Design and Implementation of 8-Bit Vedic Multiplier",International Journal of Advanced Research in Electrical,Electronics and Instrumentation Engineering(IJAREEIE):Vol. 2, Issue 12, December 2013
- Srikanth G, Nasam Sai Kumar, "Design of High speed Low Power Reversible Vedic multiplier and Reversible Divider",Int. Journal of Engineering Research and Applications(IJERA)-Vol. 4, Issue 9( Version 5), September 2014.
- Sowmiya.M, Nirmal kumar.R, Dr. S.Valarmathy, Karthick.S, "Design Of Efficient Vedic Multiplier by the analysis of adders",International Journal of Emerging Technology and Advanced Engineering(IJETAE)-Volume 3, Issue 1, January 2013.
- Sumit Vaidya and Deepak Dandekar, "DELAY-POWER PERFORMANCE COMPARISON OF MULTIPLIERS IN VLSI CIRCUIT DESIGN",International Journal of Computer Networks & Communications (IJCNC), Vol.2, No.4, July 2010.
- Gaurav Sharma,Arjun Singh Chauhan,Himanshu Joshi,Satish Kumar Alaria, "Delay Comparison of 4 by 4 Vedic Multiplier based on Different Adder Architectures using VHDL",International Journal of IT, Engineering and Applied Sciences Research (IJIEASR)-Volume 2, No. 6, June 2013.
Index Terms
Keywords