Call for Paper - January 2024 Edition
IJCA solicits original research papers for the January 2024 Edition. Last date of manuscript submission is December 20, 2023. Read More

Comparative Analysis of Various Domino Logic Circuits for Improvement of Power and Delay Calculation

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Year of Publication: 2017
Jyoti Shrivastava, Paresh Rawat

Jyoti Shrivastava and Paresh Rawat. Comparative Analysis of Various Domino Logic Circuits for Improvement of Power and Delay Calculation. International Journal of Computer Applications 163(1):30-34, April 2017. BibTeX

	author = {Jyoti Shrivastava and Paresh Rawat},
	title = {Comparative Analysis of Various Domino Logic Circuits for Improvement of Power and Delay Calculation},
	journal = {International Journal of Computer Applications},
	issue_date = {April 2017},
	volume = {163},
	number = {1},
	month = {Apr},
	year = {2017},
	issn = {0975-8887},
	pages = {30-34},
	numpages = {5},
	url = {},
	doi = {10.5120/ijca2017913452},
	publisher = {Foundation of Computer Science (FCS), NY, USA},
	address = {New York, USA}


The urge of high performance and dynamic functionalities in an integrated circuit has led to aggressive technology scaling over the years. The supply voltage (VDD), device threshold voltage (Vth) and the device geometry are expected to be scaled further with this trend. Which results in reducing the short channel effects and increased transistor OFF- state current (IOFF). Additionally leakage currents, higher operating frequency and on die transistor count will lead to increase in total power dissipation. Dynamic logic technique is preferred over static logic technique for the higher performance circuit due to lesser delay which enhances the speed of the circuit and overall capacitance is low compare to CMOS which reduces the power consumption. In this paper we have calculate the Average power consumption and delay of various domino circuits provided with 8 input OR gate, comparison of power, delay, and Unit Noise Gain (UNG) of different topologies. The simulation is performed in HSPICE at 65nm and 45nm process technology with supply voltage 1V and 0.9V and operating temperature of 27⁰ C at 100 MHz for fair comparison of results. We have also calculated the power consumption and delay with the variation of keeper ratio in all the existing technique at 65nm and 45nm process technology.


  1. L. T. Clarke, G. F. Taylor, “High fan-in circuit design,” IEEE Journal of Solid-State Circuits, vol. 31, Issue 1, January 1996, pp.91-96.
  2. Farshad Moradi, TuanVuCao, ElenaI.Vatajelu, AliPeiravi, Hamid Mahmoodi, DagT.Wisland, “Domino logic designs for high-performance and leakage-tolerant applications,”Elsevier INTEGRATION, the VLSI journal, Issue 24 April 2012.
  3. Farshad Moradi, AliPeiravi, HamidMahmoodi, “A New Leakage Tolerant Design for High Fan-in Domino circuits, ” IEEE. 2004.
  4. B.-Y. Tsui, L.-F. Chin, “A comprehensive study of the FIBL of nanoscale MOSFETs,” IEEE Transactions on Electron Devices vol.51, no10. pp.1733–1735, 2004.
  5. A. Alvandpour, R.K. Krishnamurthy, K. Soumyanath, S.Y. Borkar, “A sub-130-nm conditional keeper technique,” IEEE Journal of Solid-State Circuits, vol. 37, pp. 633-638, 2002.
  6. A. Alvandpour, R. Krishnamurthy, K. Soumayanath, ands. Borkar, “ A Low-Leakage Dynamic Multi Ported Register File in 0.13 µm CMOS,” in proceedings of international Symposium on Low Power Electronics and Design, pp. 68-71, 2001.
  7. M.W. Allam, M.H. Anis, M.I. Elmasry, “High speed dynamic logic style for scaled- down CMOS and MTCMOS technologies,” in: Proceedings of the International Symposium on Low Power Electronics and Design, pp. 155–160, 2000.
  8. M. H. Anis, M. W. Allam, and M. I. Elmasry, “Energy-efficient noise-tolerant dynamic styles for scaled-down CMOS and MTCMOS technologies,” IEEE Trans. Very Large Scale (VLSI) Syst., 2002.
  9. Hamid Mahmoodi and Kaushik Roy, “Diode-Footed Domino: A Leakage-Tolerant High Fan-in Dynamic Circuit Design Style,” IEEE Transactions on Circuits and Systems—i: Regular papers, vol. 51, no. 3, pp.234-239, 2004.
  10. K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand, “Leakage current mechanisms and leakage reduction techniques in deep-submicron CMOS circuits,” in Proc. IEEE, vol. 91, pp. 305–327, Feb. 2003.
  11. Yolin Lih, Nestoras Tzartzanis and William W. Walker, “A Leakage Current Replica Keeper for Dynamic Circuits,” IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 42, NO. 1, JANUARY 2007.
  12. Mohammad Asyaei, A new leakage-tolerant domino circuit using voltage-comparison for wide fan-in gates in deep sub-micron technology, INTEGRATION, the VLSI journal, Vol.51, pp. 61–71, 2015.
  13. A. Dev and R.K Sharma, Controlled delay-through dynamic logic: leakage-tolerant high-speed dynamic logic, ELECTRONICS LETTERS, Vol. 51 No. 23 pp. 1856–1857, November 2015.
  14. Ali Peiravi and Mohammad Asyaei, “Current-Comparison-Based Domino: New Low-Leakage High-Speed Domino Circuit for Wide Fan-In Gates” IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 21, NO. 5, pp. 934-943, MAY 2013


Domino Logic, High speed, Low power, UNG