CFP last date
20 June 2024
Call for Paper
July Edition
IJCA solicits high quality original research papers for the upcoming July edition of the journal. The last date of research paper submission is 20 June 2024

Submit your paper
Know more
Reseach Article

Transistor Realization of Reversible Carry Skip Adder Circuits

by Isha Sahu, Poorvi Joshi
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 172 - Number 3
Year of Publication: 2017
Authors: Isha Sahu, Poorvi Joshi
10.5120/ijca2017915110

Isha Sahu, Poorvi Joshi . Transistor Realization of Reversible Carry Skip Adder Circuits. International Journal of Computer Applications. 172, 3 ( Aug 2017), 31-35. DOI=10.5120/ijca2017915110

@article{ 10.5120/ijca2017915110,
author = { Isha Sahu, Poorvi Joshi },
title = { Transistor Realization of Reversible Carry Skip Adder Circuits },
journal = { International Journal of Computer Applications },
issue_date = { Aug 2017 },
volume = { 172 },
number = { 3 },
month = { Aug },
year = { 2017 },
issn = { 0975-8887 },
pages = { 31-35 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume172/number3/28233-2017915110/ },
doi = { 10.5120/ijca2017915110 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-07T00:19:22.320972+05:30
%A Isha Sahu
%A Poorvi Joshi
%T Transistor Realization of Reversible Carry Skip Adder Circuits
%J International Journal of Computer Applications
%@ 0975-8887
%V 172
%N 3
%P 31-35
%D 2017
%I Foundation of Computer Science (FCS), NY, USA
Abstract

In today’s world , power dissipation is one of the major concern as the complexity of the chip is increasing and more devices are being integrated on a single chip. Thus this high density of chip and increased power dissipation demands for better power optimization methods. Reversible logic is one of the method to reduce power dissipation. Reversible computing has a wide number of applications in areas of advance computing such as low power CMOS VLSI design, nanotechnology, cryptography, optical computing, DNA computing and quantum computing. This paper presents improved and logic efficient reversible four bit carry skip adder block. The performance of the proposed architecture is better in terms of number of transistors, garbage outputs, constant inputs and gate count when compared with existing works. Also the design forms the basis for different quantum ALU and reversible processors.

References
  1. Landauer, R., “Irreversibility and heat generation in the computing process”, IBM J. Research and Development, 5(3): pp. 183-191, 1961.
  2. Bennett C.H., “Logical reversibility of Computation”, IBM J.Research and Development, 17: pp. 525-532, 1973.
  3. Tilak B.G, Praveen.B and Rashmi S.B, “A New High Speed Universal Reversible Adder Gates”, International Conference on Demand Computing Nov 3-4, 2010.
  4. M.P Frank, Introduction to reversible computing: motivation, progress and challenges.In Proceedings of the 2nd Conference on Computing Frontiers, pages 385-390,2005.
  5. Md.Selim Al Mamun and Syed Monowar Hossain. “Design of Reversible Random Access Memory.” International Journal of Computer Applications 56.15(2012):18-23Richard P.Feynman,”Quantum mechanical computers”,Foundations of Physics,vol.16,no. 6,pp. 507-531,1986.
  6. Md. Selim Al Mamun and B.K.Karmaker. “Design of Reversible Counter”, International Journal of Advances Computer Science and Application, Vol.5,No.1,2014.
  7. Richard P.Feynman,”Quantum mechanical computers”,Foundations of Physics,vol.16,no. 6,pp. 507-531,1986.
  8. Tommaso Toffoli,”Reversible Computing,” Automata, Languages and Programming,7th Colloquium of Lecture Notes in Computer Science,vol.85,pp. 632-644,1980.
  9. E.Fredkin and T.Toffoli,” Conservative Logic”, International Journal of Theoretical Physics, vol 21,pp.219-253,1982.
  10. A.Peres, “Reversible Logic and Quantum Computers”, Physical Review A, vol.32, pp.3266-3276,1985.
  11. Lala, P.K., J.P. Parkerson and P. Chakraborty, 2010.”Adder designs using reversible logic gates.” WSEAS Trans. Circ. Syst., 9: 369- 378.
  12. Praveena Murugesan and Thanushkodi Keppanagounder. “Design of Optimal Carry skip Adder and Carry Skip BCD Adder using Reversible Logic Gates”. Journal of Computer Science 10(5):723-728, 2014, Science Publications 2014.
  13. Himanshu Thapliyal and A.P Vinod. “Transistor Realization of Reversible TSG Gate and Reversible Adder Architectures”. 1-4244-0387-1/06/$20.00_c 2006 IEEE. pp.418-421.
  14. Sujata S.Chiwande and Pravin. K. Dakhole.“VLSI design of Power efficient carry skip adder using TSG and Fredkin reversible gate”. Published in International Conference on Devices, Circuits and Systems (IDCS) 2012 on 15 -16 March 2012.
  15. Himanshu Thapliyal and M.B Srinivas, ’’A new reversible TSG gate and it’s application for designing efficient adder circuits ’’. Published in 7th International Symposium on Representations and Methodology of Future Computing Technologies (RM 2005), Tokyo, Japan, September 5-6, 2005.
Index Terms

Computer Science
Information Sciences

Keywords

Low Power VLSI Reversible logic Carry Skip Adder quantum ALU.