Call for Paper - January 2019 Edition
IJCA solicits original research papers for the January 2019 Edition. Last date of manuscript submission is December 20, 2018. Read More

Crosstalk Aware Multi-Bit Error Detection with Limited Error Correction Coding for Reliable On-Chip Communication

Print
PDF
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Year of Publication: 2018
Authors:
Wameedh Nazar Flayyih
10.5120/ijca2018916934

Wameedh Nazar Flayyih. Crosstalk Aware Multi-Bit Error Detection with Limited Error Correction Coding for Reliable On-Chip Communication. International Journal of Computer Applications 179(40):1-8, May 2018. BibTeX

@article{10.5120/ijca2018916934,
	author = {Wameedh Nazar Flayyih},
	title = {Crosstalk Aware Multi-Bit Error Detection with Limited Error Correction Coding for Reliable On-Chip Communication},
	journal = {International Journal of Computer Applications},
	issue_date = {May 2018},
	volume = {179},
	number = {40},
	month = {May},
	year = {2018},
	issn = {0975-8887},
	pages = {1-8},
	numpages = {8},
	url = {http://www.ijcaonline.org/archives/volume179/number40/29344-2018916934},
	doi = {10.5120/ijca2018916934},
	publisher = {Foundation of Computer Science (FCS), NY, USA},
	address = {New York, USA}
}

Abstract

Reliability of on-chip communication became a challenge in deep submicrometer (DSM) region due to the increased effect of the different noise sources and the crosstalk between adjacent interconnects. This led to the introduction of many coding schemes to jointly address both issues. In this paper, high error detection with single error correction joint coding scheme is proposed. The proposed scheme limits its error correction to single error as it was found that this meets the performance requirements while allowing the scheme to detect higher number of errors, namely six errors in this proposed scheme. The proposed scheme was implemented in two different designs, one optimized for higher performance and the other for smaller area. The two designs were evaluated and compared to similar coding schemes. The scheme achieved higher reliability and maintained high throughput. As compared to previous work, the first implementation achieved 4% higher frequency whereas the second implementation achieved 13% smaller area and 11% lower power.

References

  1. Benini, L., and De Micheli, G., 2002, “Networks on chips: a new SoC paradigm”, Computer, Vol. 35, No. 1, pp. 70-78.
  2. Dally, W. J., and Towles, B., 2001, “Route packets, not wires: On-chip interconnection networks”, in Proceedings Design Automation Conference., Las Vegas, NV, pp. 684-689.
  3. Lee, H. G., Chang, N., Ogras, U. Y. et al., 2007, “On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus, and network-on-chip approaches”, ACM Transactions on Design Automation of Electronic Systems (TODAES), Vol. 12, No. 3, pp. 23.
  4. Siguenza-Tortosa, D., and Nurmi, J., 2005, “From buses to networks”, in  Nurmi J., Tenhunen H., Isoaho J., Jantsch A. (Ed.) “Interconnect-centric design for advanced SoC and NoC”, Springer, pp. 231-251.
  5. Benini, L., and De Micheli, G., 2006, “Networks on chips: Technology and Tools”, Morgan Kaufmann.
  6. Pasricha, S., and Dutt, N., 2008, “On-Chip Communication Architectures: System on Chip Interconnect”. San Mateo, CA, USA: Morgan Kaufmann.
  7. Constantinescu, C., 2003 “Trends and challenges in VLSI circuit reliability”, IEEE Micro, Vol. 23, No. 4, pp. 14-19.
  8. Sridhara, S. R., and Shanbhag, N. R., 2005, “Coding for system-on-chip networks: A unified framework,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 6, pp. 655–667.
  9. Rossi, D., Van Dijk, V. E. S, Kleihorst, R. P, Nieuwland, A. H., and Metra, C., 2002, “Coding scheme for low energy consumption fault-tolerant bus,” in Proc. IEEE 8th Int. On-Line Test. Workshop, Bendor, France, pp. 8–12.
  10. Patel, K. N., and Markov, I. L., 2004, “Error-correction and crosstalk avoidance in DSM busses,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 12, no. 10, pp. 1076–1080.
  11. Rossi, D., Metra, C., Nieuwland, A. K., and Katoch, A., 2005, “New ECC for crosstalk impact minimization,” IEEE Des. Test Comput., vol. 22, no. 4, pp. 340–348, Jul./Aug.
  12. Ganguly, A., Pande, P. P., and Belzer, B., 2009, “Crosstalk-aware channel coding schemes for energy efficient and reliable NoC interconnects,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 17, no. 11, pp. 1626–1639.
  13. Flayyih, W. N., Samsudin, K., Hashim, S. J. et al., 2016, “Adaptive Multibit Crosstalk-Aware Error Control Coding Scheme for On-Chip Communication”, IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 63, no. 2, pp. 166-170.
  14. Flayyih, W. N., Samsudin, K., Hashim, S. J. et al., 2014, “Crosstalk-aware multiple error detection scheme based on two-dimensional parities for energy efficient network on chip”, IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 61, no. 7, pp. 2034-2047.
  15. Lin, S., and Costello, D., 2004, “Error Control Coding”, Pearson, Prentice Hall.
  16. Dally, W. J., and Towles, B., 2004, “Principles and practices of interconnection networks”, Morgan Kaufmann.
  17. Park, D., Nicopoulos, C., Kim, J. et al., 2006, “Exploring fault-tolerant network-on-chip architectures”, in International Conference on Dependable Systems and Networks, 2006, Philadelphia, PA, pp. 93-104.
  18. Flayyih, W. N., Samsudin, K., Hashim, S. J. et al., 2013, “Improved undetected error probability model for JTEC and JTEC-SQED coding schemes”, in 2013 IEEE International Conference on Circuits and Systems (ICCAS), pp. 27-32.

Keywords

Error control, fault tolerance, network on chip