The week's pick
Reseach Article
Design of an Asynchronous Switch for Clock Domain Crossing Interfaces
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 181 - Number 48 |
| Year of Publication: 2019 |
| Authors: Hatem M. Zakaria, Ashraf Mohamed Ali, Waleed Elnahel |
10.5120/ijca2019918665
|
Hatem M. Zakaria, Ashraf Mohamed Ali, Waleed Elnahel . Design of an Asynchronous Switch for Clock Domain Crossing Interfaces. International Journal of Computer Applications. 181, 48 ( Apr 2019), 63-70. DOI=10.5120/ijca2019918665
Abstract
This paper proposes a design of an asynchronous switch interfacing circuit between any numbers of different local clock synchronous domains. The asynchronous switch will generate a slower clock frequency from different local clock modules and moderate the high rated clock domain to slow down its clock frequency without stopping or pausing any clock of them during the data communication phase. The proposed design is implemented using the CMOS 45nm technology of STMicroelectronics and simulated using timed VHDL model (Xilinx ISE Design Suite 12.1). The delay time is required to change the clock frequency is mathematically modeled. It is shown that the switching delay time depends on the number of multipoint communicating domains. The proposed system is designed to use a small number of circuit elements that results in conspicuous improvements in terms of power consumption, throughput, and circuit area.
References
- H. Zakaria, “Asynchronous Architecture for Power Efficiency and Yield Enhancement in the Decananometric Technologies: Application to a Multi-Core System-on-Chip”,PhD Thesis, Grenoble UniversityFrance, 2011.
- Ding, W. and Marchionini, G. 1997 A Study on Video Browsing Strategies. Technical Report. University of Maryland at College Park.
- D. Chapiro, “Globally-Asynchronous Locally Synchronous Systems”, PHD Thesis, Stanford University, report No. STANCS-84-1026, 1984.
- T. Chelcea and S. Nowick, “Low-latency asynchronous FIFO's using token rings”, in Proceedings of the 6th International Symposium on Advanced Research in Asynchronous Circuits and Systems ASYNC '00, pp. 210-220, 2000.
- A. Chakraborty and M. Greenstreet, “Efficient self-timed interfaces for crossing clock domains”, in Proceedings of the 9th International Symposium on Asynchronous Circuits and Systems ASYNC ‘03, pp. 78-88, 2003.
- E. Beigne and P. Vivet, “Design of on-chip and off-chip interfaces for a GALS NoC architecture”, in Proceedings of the 12th IEEE International Symposium on Asynchronous Circuits and Systems ASYNC '06, pp. 172-183, 2006.
- T. Chelcea and S. Nowick, “Robust Interfaces for Mixed-Timing Systems”, in IEEE Transactions on Very Large Scale Integration Systems, pp. 857-873, august 2004.
- A. Sheibanyrad and A. Greiner, “Two Efficient Synchronous-Asynchronous Converters Well-Suited for Network on Chip in GALS Architectures”, in Integration, the VLSI Journal, pp. 17-26, january 2008.
- I. Miro-Panades and A. Greiner, “Bi-Synchronous FIFO for Synchronous Circuit Communication Well Suited for Network-on-Chip in GALS Architectures”, in Proceedings of the 1st International Symposium on Networks-on-Chip NOCS’07, pp. 83-92, may 2007.
- R. Ginosar, “Fourteen ways to fool your synchronizer”, International Symposium on A synchronous Circuits and Systems Async’03, pp. 1-8, 2003.
- R. Dobkin, R.Ginosar and C. Sotiriou, “Data synchronization issues in GALS SoCs”, in Proceedings of the 10th International Symposium on Asynchronous Circuits and Systems ASYNC ‘04, pp. 170-180, 2004.
- J. Muttersbach, T. Villiger and W. Fichtner, “LPractical design of globally asynchronous locally-synchronous system”, In Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems ASYNC’00, pp. 52-59, 2000.
- K. Yun and R. Donohue, “Pausible Clocking: A First Step Toward Heterogeneous Systems”, In Procedings of International Conference on Computer Design ICCD, pp. 118-123, 1996.
- E. Yahya, O. Elissati, H. Zakaria, L. Fesquet and M. Renaudin, “Programmable/Stoppable Oscillator Based on Self-Timed Rings”. In Proceedings of the 15th IEEE Symposium ASYNC '09 , Chapel Hill, USA, pp. 3-12, May 2000.
- J. C. Ebergen, S. Fairbanks and I. E. Sutherland, “Predicting performance of micropipelines using Charlie diagrams”, ASYNC’98, in IEEE, San Diego, CA, USA, pp. 238 - 246, April 1998.
- V. Zebilis and C. P. Sotiriou, “Controlling event spacing in self-timed rings”, ASYNC’05, in IEEE, New York, USA, pp. 109 – 115, March 2005.
- A. Winstanley and M. R. Greenstreet, “Temporal Properties of self timed rings”, CHARM’01, London, UK, Springer-Verlag, pp. 140 – 154, April 2001.
- S. Fairbanks and S. Moore, “Analog micropipeline rings for high precision timing”, ASYNC’04, in IEEE, CRETE, Greece, pp. 41–50, April 2004.
- A. Winstanley, A. Garivier and M. Greenstreet ,“An event spacing experiment”, in Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems, ASYNC 02, pp. 47–56, 2002.
- H. Zakaria and R. Nawar, "Design of a Self-Timed Data Synchronizer for Crossing Two Different Clock Domains", in Proceedings of the International Journal of Computer Applications, USA, pp.17-22, February 2017.
- Weihua Wang, Jihong Zhao, Hua Qu and Badong Chen, Convergene Performane an Analysis of an Apaptive Kernal Width MCC. International Journal of Electronics and Communications, Vol.76, PP.71-76, 2017.
- M.N. Kapetina, M.R. Rapaicy and Z.D. Jelicic, Two Stages Adaptive Estimation of Irrational Linear System, International Journal of Electronics and Communications, Vol.76, PP.111-118, 2018.
- H. J. Kim, C. V. Hoof, and R. F. Yazicioglu, "A Mixed Signal ECG Processing Platform with an Adaptive Sampling ADC for Portable Monitoring Application", 33rd annual international conference of the IEEE EMBS., PP. 2196-2199, 2016.
- Chen F., Chandrakasan and Stojanovic, "Design and Analysis of a Hardware-Efficient Compressed Sensing Architecture for Data Compression in Wireless Sensors", IEEE Journal of Solid-State Circuits, Vol. 47, PP. 744-756,2015
Index Terms
Keywords