High Throughput Iterative VLSI Architecture for Cholesky Factorization Based Matrix Inversion

Abstract

Cholesky factorization is the computationally most expensive step in numerically solving positive definite systems. Due to inherently recursive computation process and associated
floating point division and square root operations in Cholesky factorization, it is very difficult to obtain acceleration by exploiting parallelism on FPGA's. To solve this problem, approach suggests iterative architecture with parallelly fetching the matrix elements using customized Diagonal Processing Elements (DPU), Non Diagonal Processing Elements (NDPU) and Triangular Processing Elements (TPU) as computational processing units. The use of LNS approach using LUT technique for floating point square root and division arithmetic eventually improves resource and clock cycle utilization. Scheme is implemented using Xilinx Virtex-4 FPGA and achieves 0.032µs clock latency and obtained a throughput of 31.25Mupdates/s operating at 125 MHz for 4x4 matrix inversion problem.

References

- Garcia et al. “LNS Architectures for Embedded Model PredictiveControl Processors”In

**Index Terms**

Computer Science

Integrated Circuits

**Keywords**

Cholesky Factorization

FPGA’s

Iterative

Architetcure

Virtex-4