CFP last date
20 May 2024
Call for Paper
June Edition
IJCA solicits high quality original research papers for the upcoming June edition of the journal. The last date of research paper submission is 20 May 2024

Submit your paper
Know more
The week's pick
Responsive image
Enhancing Privacy Preservation: Multi-Attribute Protection with P-Sensitive K-Anonymity

Twinkle Patel Kiran Amin
Random Articles
Reseach Article

Efficient FPGA Implementation of Direct Digital Frequency Synthesizer for Software Radios

by Bindiya Kamboj, Rajesh Mehra
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 37 - Number 10
Year of Publication: 2012
Authors: Bindiya Kamboj, Rajesh Mehra
10.5120/4645-6714

Bindiya Kamboj, Rajesh Mehra . Efficient FPGA Implementation of Direct Digital Frequency Synthesizer for Software Radios. International Journal of Computer Applications. 37, 10 ( January 2012), 25-29. DOI=10.5120/4645-6714

@article{ 10.5120/4645-6714,
author = { Bindiya Kamboj, Rajesh Mehra },
title = { Efficient FPGA Implementation of Direct Digital Frequency Synthesizer for Software Radios },
journal = { International Journal of Computer Applications },
issue_date = { January 2012 },
volume = { 37 },
number = { 10 },
month = { January },
year = { 2012 },
issn = { 0975-8887 },
pages = { 25-29 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume37/number10/4645-6714/ },
doi = { 10.5120/4645-6714 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T20:23:59.192692+05:30
%A Bindiya Kamboj
%A Rajesh Mehra
%T Efficient FPGA Implementation of Direct Digital Frequency Synthesizer for Software Radios
%J International Journal of Computer Applications
%@ 0975-8887
%V 37
%N 10
%P 25-29
%D 2012
%I Foundation of Computer Science (FCS), NY, USA
Abstract

In this paper an efficient approach is presented to design and implement Direct Digital Frequency Synthesizer (DDFS) with high speed and spectral purity for wireless applications like Software Defined Radio (SDR). The implementation is based upon efficient utilization of embedded slices and LUT’s of the target device to enhance the speed of the proposed design. The proposed DDFS is designed & simulated with MATLAB and Xilinx AccelDSP, synthesized with Xilinx Synthesis Tool (XST) and implemented on Spartan 3E & Virtex 2P based XC3S500E and XC2VP307FF896 FPGA target device respectively. The proposed design can operate at an estimated frequency of 116.2 MHz and 146.5 MHz, along with the minimum period of 8.605 ns and 6.8240 ns for the Spartan 3e and Virtex 2 Pro FPGA device, respectively. The FFT analysis of developed DDFS shows enhanced SFDR of 86.17dB.

References
  1. Shiann-Shiun Jeng, Hsing-Chen Lin, Chen-Yu Wu “DDFS Design Using the Equi-Section Division Method for SDR Transceiver” IEEE 19th International Symposium on Personal, Indoor and Mobile Radio Communications, pp.1 – 5, 2008.
  2. Yasir A. Khan, Anees Ullah, Hazrat Ali, Khwaja M. Yahya, Nazim Ali, “Differential Based Area Efficient ROM-Less Quadrature Direct Digital Frequency Synthesis” IEEE International Conference on Emerging Technologies ICET, pp.81 – 86, 2009.
  3. Indranil Hatai and Indrajit Chakrabarti “A High-Speed, ROM-Less DDFS for Software Defined Radio System” in IEEE journal of Solid-State Circuits, Vol.45, No.11, pp. 115 – 119, November 2010.
  4. Indranil Hatai and Indrajit Chakrabarti “A Novel Low-Latency, High-Speed DDFS Architecture” in IEEE Annual India Conference (INDICON), pp. 1 – 4, 2010.
  5. Y. H. Chye, M. F. Ain, Norzihan M. Zawawi “Design of BPSK Transmitter Using FPGA with DAC” IEEE 9th Malaysia International Conference on Communications (MICC), pp. 451 – 456, December 2009.
  6. Tierney, C Rader, B. Gold, "A digital frequency synthesizer", IEEE Transaction on Audio and Electro acoustics, Vol. 19, No. 1, pp. 48-57, March 1971.
  7. Analog Devices, A technical tutorial on digital signal synthesis,1999. http://www.analog.com/static/importedfiles/tutorials/450968421DDS_Tutorial_rev12-2-99.pdf.
  8. Khilar S., Kiran Parmar, Saumi S., Dasgupta K.S. “Design and Analysis of Direct Digital Frequency Synthesizer” IEEE International Conference on Emerging Trends in Engineering & Technology, pp.1302 – 1306, 2008.
  9. Rajesh Mehra and Swapna Devi “FPGA implementation of High Speed Pulse Shaping Filter for SDR Applications” SpringerLink Recent Trends in Networks and Communications in Computer and Information Science, Vol. 90, Part 1, pp. 214-222, 2010.
  10. AccelDSP Synthesis Tool User guide manual, Xilinx Release 10.1, March, 2008.
  11. Muhammad Asim Butt and Shahid Masud “FPGA based Bandwidth adjustable All Digital Direct Frequency Synthesizer” IEEE International Symposium on Communications and Information Technology, pp. 1399 – 1404, 2009.
  12. Omran H., Sharaf K., Ibrahim M. “An All-Digital Direct Digital Synthesizer Fully Implemented on FPGA” IEEE 4th International Design and Test Workshop (IDT), pp.1-6, 2009.
  13. D. De Caro, E. Napoli, and A. G. M. Strollo “High Speed Direct Digital Frequency Synthesizers in 0.25?m CMOS,” in IEEE Custom Integrated Circuits Conference Paper, pp.163–166, October 2004.
  14. J. M. P. Langlois, and D. Al-Khalili, “A Low Power Direct Digital Frequency Synthesizers in 0.18-m? CMOS,” in IEEE Custom Integrated Circuits Conference Paper, pp.283–286, September 2003.
  15. G. Bouzid, H. Trabelsi, Z. Elabed, M. Masmoudi “FPGA Implementation of FHSS-FSK Modulator” in IEEE International Conference on Design & Technology of Integrated Systems in Nanoscale Era, pp.1 – 5, 2008.
Index Terms

Computer Science
Information Sciences

Keywords

DDFS FFT FPGA SDR and SFDR.

Powered by PhDFocusTM