CFP last date
22 April 2024
Reseach Article

Design and Implementation of an Asynchronous Controller for FPGA Based Biosignal Processing

by G. Lakshminarayanan, T.N.Prabakar
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 4 - Number 4
Year of Publication: 2010
Authors: G. Lakshminarayanan, T.N.Prabakar
10.5120/814-1155

G. Lakshminarayanan, T.N.Prabakar . Design and Implementation of an Asynchronous Controller for FPGA Based Biosignal Processing. International Journal of Computer Applications. 4, 4 ( July 2010), 33-37. DOI=10.5120/814-1155

@article{ 10.5120/814-1155,
author = { G. Lakshminarayanan, T.N.Prabakar },
title = { Design and Implementation of an Asynchronous Controller for FPGA Based Biosignal Processing },
journal = { International Journal of Computer Applications },
issue_date = { July 2010 },
volume = { 4 },
number = { 4 },
month = { July },
year = { 2010 },
issn = { 0975-8887 },
pages = { 33-37 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume4/number4/814-1155/ },
doi = { 10.5120/814-1155 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T19:52:13.765574+05:30
%A G. Lakshminarayanan
%A T.N.Prabakar
%T Design and Implementation of an Asynchronous Controller for FPGA Based Biosignal Processing
%J International Journal of Computer Applications
%@ 0975-8887
%V 4
%N 4
%P 33-37
%D 2010
%I Foundation of Computer Science (FCS), NY, USA
Abstract

In a clause of combinational circuits, the throughput can be increased, without (wave) pipelining, by introducing data dependent delay feature thus avoiding the worst case delay. That is, in circuits like multipliers and adders which are the basic building blocks of any DSP system [1], the processing delay can be varied according to the magnitude of the input data. This makes the circuit asynchronous and necessitates a controller to arbitrate the data. Systems like FIR filters, where a series of combinational multipliers are used, can be asynchronously pipelined with a controller regulating the data between stages. With this system level pipelining, speed of circuit level pipelining can be achieved provided the data are of low magnitude. In this paper, two controller architectures are presented to regulate the data flow between asynchronously pipelined stages. Firstly, as a stepping stone, Altera’s soft-core NIOS II processor is used and secondly, an exclusive asynchronous controller is designed using HDL. These controllers are designed to suit asynchronous implementation in conventional FPGAs, to effectively handle repeated data and to perform self-test. These controllers issue the control signals to the various dual edge triggered pipelined registers to process the data in both the edges for further improving speed. In the HDL version of the controller, programmable delays are generated by a ‘logic locked’ high frequency counter without using delay elements. To verify the efficacy of these controllers Hanning filter is implemented using Braun array multipliers and adders. Thus, this approach consumes lower power and achieves data dependent throughput and also avoids the need for global clock signals and skew problems.

References
Index Terms

Computer Science
Information Sciences

Keywords

Asynchronous FPGA Low power Asynchronous Controller Data Dependent Delay