CFP last date
20 May 2024
Reseach Article

Design optimization of Reversible Logic Universal Barrel Shifter for Low Power applications

by Ravish Aradhya H V, Lakshmesha J, Muralidhara K N
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 40 - Number 15
Year of Publication: 2012
Authors: Ravish Aradhya H V, Lakshmesha J, Muralidhara K N
10.5120/5057-7379

Ravish Aradhya H V, Lakshmesha J, Muralidhara K N . Design optimization of Reversible Logic Universal Barrel Shifter for Low Power applications. International Journal of Computer Applications. 40, 15 ( February 2012), 26-34. DOI=10.5120/5057-7379

@article{ 10.5120/5057-7379,
author = { Ravish Aradhya H V, Lakshmesha J, Muralidhara K N },
title = { Design optimization of Reversible Logic Universal Barrel Shifter for Low Power applications },
journal = { International Journal of Computer Applications },
issue_date = { February 2012 },
volume = { 40 },
number = { 15 },
month = { February },
year = { 2012 },
issn = { 0975-8887 },
pages = { 26-34 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume40/number15/5057-7379/ },
doi = { 10.5120/5057-7379 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T20:28:10.190211+05:30
%A Ravish Aradhya H V
%A Lakshmesha J
%A Muralidhara K N
%T Design optimization of Reversible Logic Universal Barrel Shifter for Low Power applications
%J International Journal of Computer Applications
%@ 0975-8887
%V 40
%N 15
%P 26-34
%D 2012
%I Foundation of Computer Science (FCS), NY, USA
Abstract

Applications such as address generation, encoding, decoding, data shifting, etc are of primary importance in many computing and processing applications. Design of Barrel shifters therefore demands more attention and the advent of quantum computation and reversible logic, design and implementation of all sub-systems in reversible logic has received more attention. Moore’s law in VLSI designs today is no more a simple reality, the device dimensions are shrinking exponentially and the circuit complexity is growing exponentially. Various low power design techniques are proposed and successfully achieved. Device scaling is limited by the power dissipation; and demands better power optimizations methods. Techniques like Energy recovery, Reversible Logic are becoming more and more prominent special optimization techniques in Low Power VLSI designs. Reversible logic opens tremendous avenues for power optimizations in the areas such as Quantum Computing, Nanotechnology, Sprintronics and Optical Computing. Reversibility plays an important role when energy efficient computations are to be designed. The objective of this work is to design a Universal Reversible Barrel Shifter that performs shifting left, right, rotates left and right. The performance characteristics of the existing design and the proposed design are compared with respect to transistor cost, Garbage outputs and Quantum Cost. The performance characteristics analysis is carried out in cadence digital design environment and CMOS implementation in cadence virtuoso.

References
  1. Rolf Landauer, "Irreversibility and Heat Generation in the Computing Process," IBM Journal of Research and Development, vol. 5, July-1961, pp. 183-191.
  2. C.H. Bennett , “Logical Reversibility of Computation”, IBM Journal of Research and Development, pp. 525-532, November 1973
  3. C.H. Bennett, "Notes on the History of Reversible Computation", IBM Journal of Research and Development, vol. 32, No.1, Jan-1998, pp. 16-23.
  4. Gorgin S, Kaivani A, “Reversible Barrel Shifters,” IEEE/ACS International Conference on Computer System and applications, Vol.07, Issue, 13-16 May 2007, pp. 479 – 483.
  5. Irina Hashmi and Hafiz Md. Hasan Babu, “An Efficient Design of a Reversible Barrel Shifter,” 23rd International Conference on VLSI Design, 2010, pp.93-98.
  6. Sabyasachi Das and Sunil P. Khatri, “A Timing-Driven Approach to Synthesize Fast Barrel Shifters”, IEEE Transactions on circuits and systems—ii: express briefs, vol. 55, no. 1, January 2008, pp. 31-35.
  7. Horacio C. Neto and Mario P. Vestias, “Architectural trade-offs in the design of Barrel Shifters for reconfigurable computing”, IEEE Explore, 2008, pp.31-36.
  8. Mathew R. Pillmeier, Michael J. Schulte and E. GeorgeWaltersIII, “Design alternatives for barrel shifters”, Computer Architecture and Arithmetic Laboratory, Computer Science and Engineering Department, Lehigh University, Bethlehem, PA 18015,USA.
  9. Saurabh Kotiyal, Himanshu Thapliyal and Nagarajan Ranganathan, “Design of a Ternary Barrel Shifter Using Multiple-Valued Reversible Logic”, 10th IEEE international conference on Nanotechnology, Seoul, Korea, August 2010, pp.1104-1108.
  10. Saurabh Kotiyal, Himanshu Thapliyal and Nagarajan Ranganathan, “Design of a Reversible bidirectional Barrel Shifter”, 11th IEEE international conference on Nanotechnology, Portland, Oregon, August 2011, pp.463-468.
  11. Prasad D Khandekar, Shaila Subbaraman and Venkat Raman Vinjamoori, “Quasi-Adiabatic 2X2 f Shifter”, 4th international conference on Industrial and Information systems ICIIS-2009, 28-31 December 2009, pp.321-324.
  12. Peter A. Beerel, Sangyun Kim, Pei-Chuan Yeh, Kyeounsoo Kimt, “Statistically Optimized Asynchronous Barrel Shifters for Variable Length Codecs”, ACM Journal, 1999, pp. 261-263.
Index Terms

Computer Science
Information Sciences

Keywords

Garbage output Nanotechnology Quantum Cost Reversible RLM Gate Spintronics Universal Reversible Barrel Shifter