The week's pick
Reseach Article
FPGA Implementation of Low Power Hardware Efficient Flagged Binary Coded Decimal Adder
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 46 - Number 14 |
| Year of Publication: 2012 |
| Authors: K. N. Vijeyakumar, V.sumathy, A.dinesh Babu, S.elango, S.saravanakumar |
10.5120/6981-9614
|
K. N. Vijeyakumar, V.sumathy, A.dinesh Babu, S.elango, S.saravanakumar . FPGA Implementation of Low Power Hardware Efficient Flagged Binary Coded Decimal Adder. International Journal of Computer Applications. 46, 14 ( May 2012), 41-45. DOI=10.5120/6981-9614
Abstract
This paper presents a novel architecture for hardware efficient binary represented decimal addition. We extend the two operand ripple carry addition by one with the third input being constant. The addition technique is made fast by generating flag bits appropriate to the constant added. The third constant in case of our proposed design is 6(0110) for converting the outputs exceeding 9 to Binary Coded Decimal (BCD) number. The proposed BCD adder has been designed using VHDL code and synthesized using Altera Quartus II. Experimental results show that the proposed design outperforms the previous researches in terms of power dissipation and area.
References
- Vibhuti Dave, Erdal Oruklu and Jafar Saniie,"Constant addition with flagged binary adder arhitectures", Integration the VLSI journal Vol. 43 pp. 258–267 2010.
- Behrooz Shirazi, David Y. Y. Yun , and Chang N. Zhang,"Vlsi Designs for Redundant Binary-Coded Decimal Addition", IEEE pp. 52-56 1988.
- Robert D. Kenney and Michael J. Schulte, High-Speed Multi-operand Decimal Adders", IEEE Transactions On Computers, Vol. 54, No. 8, pp. 953-963, August 2005.
- Hafiz Mohammed Hasan Babu and Ahsan Raja Chowdhury, "Design of a Reversible Binary Coded Decimal Adder by Using Reversible 4-bit Parallel Adder", IEEE, VLSID 2005.
- Himanshu Thapliyal and Nagarajan Ranganathan, "A New Reversible Design of BCD Adder" EDAA 2011.
- Ashis Kumer Biswas, Md. Mahmudul Hasan, Moshaddek Hasan, Ahsan Raja Chowdhury and Hafi Md. Hasan Babu, "A Novel Approach to Design BCD Adder an carry Skip BCD Adder" 21st International Conference on VLSI Design pp. 566-571 2008.
- Sreehari Veeramachaneni, M. Kirthi Krishna, Lingamneni Avinash, Sreekanth Reddy P,M. B. Srinivas, "Novel, High-Speed 16-Digit BCD Adders Conforming to IEEE 754r Format" IEEE Computer Society Annual Symposium on VLSI (ISVLSI'07), 2007.
- Alp Arslan Bayrakci and Ahmet Akkas, "Reduced Delay BCD Adder", IEEE pp. 266-271, 2007.
- Anshul Singh, Aman Gupta, Sreehari Veeramachaneni and M. B. Srinivas, " A High Performance Unified BCD and Binary Adder / Subtractor", IEEE Computer Society Annual Symposium on VLSI, pp. 211-216 2009.
- Sreehari Veeramachaneni. M, Kirthi Krishna. V, Prateek G. S, Subroto. S, Bharat, M. B. Srinivas, "A Novel Carry- Look Ahead Approach to a Unified BCD and Binary Adder/Subtractor", 21st International Conference on VLSI Design 2008, pages 547-552, January 2008.
- SundaresanC, Chaitanya CVS, PR Venkateswaran, Somashekara Bhat and Mohan Kumar J, "Modified Reduced Delay BCD Adder" IEEE4th International Conference on Biomedical Engineering and Informatics (BMEI) 2011, pages 2148-2151.
- Chetan Kumar V, Sai Phaneendra P, Syed Ershad Ahmed, Sreehari Veeramachaneni, N, M. B Srinivas,"A Unified Architecture for BCD and Binary Adder/Subtractor" , 14th Euromicro Conference on Digital System Design pp. 426-429 2011.
- Osama Al-Khaleel, Mohammad Al-Khaleel, Zakaria Al-Qudah,Christos A. Papachristou and Khaldoon Mhaidat, and Francis G. Wolff," Fast Binary/Decimal Adder / Subtractor with a Novel Correction-Free BCD Addition" IEEE pp. 455-459 2011.
- Moris Mano - Digital design 3rd edition Prentice Hall Puclication 2001.
- Himanshu Thapliyal, Saurabh Kotiyal and M. B Srinivas, "Novel BCD Adders and their Reversible Logic Implementation for IEEE 754r Format", Proceedings of the 19th International Conference on VLSI Design (VLSID'06) 2006.
- http:// webster. cs. ucr. edu / AoA / Windows / HTML / Advanced Arithmetica6. html – Chapter 4 More data representation – subsection 4. 3 - Basics of Binary Coded Decimal (BCD) Representation
- B. Ramkumar and Harish M Kittur "Low-Power and Area-Efficient Carry Select Adder", IEEE transactions on Very Large Scale Integration (VLSI) systems, Vol. 20, No. 2, pp. 371-375, February 2012.
- Min Cha Earl. E. Swartzlander, Jr. "Modified carry-skip adder for reducing first block delay", proceedings of 43rd Midwest symposium on circuits and systems, August 2000.
Index Terms
Keywords