CFP last date
20 May 2024
Call for Paper
June Edition
IJCA solicits high quality original research papers for the upcoming June edition of the journal. The last date of research paper submission is 20 May 2024

Submit your paper
Know more
The week's pick
Responsive image
Enhancing Privacy Preservation: Multi-Attribute Protection with P-Sensitive K-Anonymity

Twinkle Patel Kiran Amin
Random Articles
Reseach Article

An Efficient VLSI Architecture for FIR Filter using Computation Sharing Multiplier

by Thamizharasan .v, Parthipan.v
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 54 - Number 14
Year of Publication: 2012
Authors: Thamizharasan .v, Parthipan.v
10.5120/8631-1939

Thamizharasan .v, Parthipan.v . An Efficient VLSI Architecture for FIR Filter using Computation Sharing Multiplier. International Journal of Computer Applications. 54, 14 ( September 2012), 1-6. DOI=10.5120/8631-1939

@article{ 10.5120/8631-1939,
author = { Thamizharasan .v, Parthipan.v },
title = { An Efficient VLSI Architecture for FIR Filter using Computation Sharing Multiplier },
journal = { International Journal of Computer Applications },
issue_date = { September 2012 },
volume = { 54 },
number = { 14 },
month = { September },
year = { 2012 },
issn = { 0975-8887 },
pages = { 1-6 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume54/number14/8631-1939/ },
doi = { 10.5120/8631-1939 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T20:55:38.576534+05:30
%A Thamizharasan .v
%A Parthipan.v
%T An Efficient VLSI Architecture for FIR Filter using Computation Sharing Multiplier
%J International Journal of Computer Applications
%@ 0975-8887
%V 54
%N 14
%P 1-6
%D 2012
%I Foundation of Computer Science (FCS), NY, USA
Abstract

Recent advances in mobile computing and multimedia applications demand high-performance and low-power VLSI digital signal processing (DSP) systems. One of the most widely used operations in DSP is finite-impulse response (FIR) filtering. In the existing method FIR filter is designed using array multiplier, which is having higher delay and power dissipation. The proposed method presents a programmable digital finite impulse response (FIR) filter for high-performance applications. The architecture is based on a computation sharing multiplier (CSHM) which specifically doing add and shift operation and also targets computation re-use in vector-scalar products. CSHM multiplier can be implemented by Carry Select Adder which is a high speed adder. A Carry-Select Adder (CSA) can be implemented by using single ripple carry adder and add-one circuits using the fast all-one finding circuit and low-delay multiplexers to reduce the area and accelerate the speed of CSA. An 4-tap programmable FIR filter was implemented in tanner EDA tool using CMOS 180nm technology based on the proposed CSHM technique. By adopting the proposed method for the design of FIR filter, the delay is reduced to about 43. 2% in comparison with the existing method.

References
  1. Jongsun Park, Woopyo Jeong, Hamid Mahmoodi-Meimand, Student Member, IEEE, Yongtao Wang, Hunsoo Choo,and Kaushik Roy, Fellow, IEEE "Computation Sharing Programmable FIR Filter forLow-Power and High-Performance Applications"
  2. H. Samueli, "An improved search algorithm for the design of multiplierless FIR filter with powers-of-two coefficients," IEEE Trans. CircuitsSyst. , vol. 36, pp. 1044–1047, July 1989.
  3. Y. C. Lim and S. R. Parker, "FIR filter design over a discrete powers-of-two coefficient space," IEEE Trans. Acoust. , Speech Signal Processing, vol. ASSP-31, pp. 583–591, June 1983.
  4. R. I. Hartley, "Subexpression sharing in filters using canonic signed digitmultipliers," IEEE Trans. Circuits Syst. II, vol. 43, pp. 677–688, Oct. 1996
  5. M. Potkonjak, M. Srivastava, and A. P. Chandrakasan, "Multiple constant multiplications: Efficient and versatile framework and algorithms for exploring common subexpression elimination," IEEE Trans. Computer- Aided Design, vol. 15, pp. 151–165, Feb. 1996.
  6. N. Sankarayya, K. Roy, and D. Bhattacharya, "Algorithms for lowpowerhigh speed FIR filter realization using differential coefficients," IEEETrans. Circuits Syst. II, vol. 44, pp. 488–497, June 1997
  7. K. Muhammad and K. Roy, "A graph theoretic approach for synthesizing very low-complexity high-speed digital filters," IEEE Trans. Computer-Aided Design, vol. 21, pp. 204–216, Feb. 2002.
  8. W. Jeong, K. Roy, and C. Koh, "High-performance low-power carry-select adder using dual transition skewed logic," in Proc. ESSCIRC, 2001,pp. 172–175.
  9. Yan Sun. , xin zhang. And xi jin. 'High performance carry select adder using all one finding logic', Second Asia International Conference on Modelling and Simulation. June 2008.
  10. J. Woopyo, and R. Kaushik. "RobustHigh-Performance Low-Power Carry Select Adder",Design Automation Conference, pp. 503 - 506, Jan. 2003
  11. K. Rawat, T. Darwish, and M. Bayoumi, "A low power and reduced area carry select adder", The 45th Midwest Symposium on Circuits and Systems. , vol. 1, pp. 467-470, 2002.
  12. N. Weste and K. Eshragian, "Principle of CMOS VLSI designs: a system perspective", 2nd ed. , Addison-Wesley, 1993.
  13. T. Y. Chang and M. J. Hsiao, "Carry-select adder using ripple-carry adder", Electron. Lett. vol. 34, pp. 2101-2103, 1998.
  14. B. S. Kong et al. , "Conditional capture flip-flop for statistical power reduction," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2000, pp. 290–291.
  15. J. M. Rabaey, Digital Integrated Circuits: A Design Perspective. Englewood Cliffs, NJ: Prentice-Hall, 1996
Index Terms

Computer Science
Information Sciences

Keywords

Computation sharing dual transition skewed logic programmable finite impulse response (FIR) filter.

Powered by PhDFocusTM