Call for Paper - January 2024 Edition
IJCA solicits original research papers for the January 2024 Edition. Last date of manuscript submission is December 20, 2023. Read More

Design and Implementation of a Floating Point ALU on a STRATIX-III FPGA

Print
PDF
 
Download Full Text
International Journal of Computer Applications
© 2012 by IJCA Journal
Volume 55 - Number 2
Year of Publication: 2012
Authors:
Prashanth B. U. V
C. Padmini
S. Rajendar
10.5120/8731-2610

Prashanth B U V, C Padmini and S Rajendar. Article: Design and Implementation of a Floating Point ALU on a STRATIX-III FPGA. International Journal of Computer Applications 55(2):48-50, October 2012. Full text available. BibTeX

@article{key:article,
	author = {Prashanth B. U. V and C. Padmini and S. Rajendar},
	title = {Article: Design and Implementation of a Floating Point ALU on a STRATIX-III FPGA},
	journal = {International Journal of Computer Applications},
	year = {2012},
	volume = {55},
	number = {2},
	pages = {48-50},
	month = {October},
	note = {Full text available}
}

Abstract

In this paper, the implementation of DSP modules such as a floating point ALU are presented and designed. The design is based on high performance FPGA "STRATIX III". The implementation is done after functional and timing simulation. The simulation tool used is Model Sim. The tool for synthesis and implementation is QuartusII [2]. The experimental results shows the functional and timing analysis for the fixed point to floating converter DSP module carried out using high performance synthesis software from Altera[1]. One of the most important stages of fixed-point to floating-point conversion is the evaluation of the floating-point specification accuracy. This evaluation is required to optimize the data word-length according to accuracy constraints. Classical methods for accuracy evaluation are based on floating-point simulations but they lead to very long optimization times. The use of this method in data word-length minimization processes reduces significantly the optimization time.

References

  • PrashanthB. U. V. Article: Implementation of FIR Filter and FFT Systems on a STRATIX-IIIFPGAProcessor. International Journal of Computer Applications 39(3):16-19, February 2012. Published by Foundation of Computer Science, New York, USA.
  • Prashanth, B. U. V; Kumar, P. A. ; Sreenivaslu G. Article: Design & Implementation of floating point ALU on a FPGA Processor. The 2012 International Conference on Computing, Electronics and Electrical Technologies (ICCEET), 21-22 March 2012. Published in IEEE Xplore, DOI: 10. 1109/ICCEET. 2012. 6203790,Kum-arkoil, Kanyakumari, India.
  • "A New Common Sub expression Elimination Algorithm for Realizing Low-Complexity Higher Order Digital Fil-ters"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 29, No. 5, pp 844 - 848, May 2010.
  • Vinay K. Ingle, John G. Proakis,(2009), DigitalSignalProcessingUsingMATLAB,3e, Cengage Learning.
  • Lawrence R. Rabiner, Ronald W. Schafer,(2011), Theory and Applications of Digital Speech Processing, 1e, Prentice Hall.
  • B. Liu, "Effect of finite word length on the accuracy of digital filters –A review," IEEE Trans, Circuit Theory, vol. CT-18, no. 6, pp. 670–677, Nov. 1971.
  • Tran-Thong and B. Liu, "Fixed-point fast Fourier transform error analysis," IEEE Trans. Acoust. Speech, Signal Process. , vol. ASSP-24, no. 6, pp. 563–576, Dec. 1976.
  • C. Caraiscos and B. Liu, "A round off error analysis of the LMS adaptive algorithm," IEEE Trans. Acoust. Speech, Signal Process. vol. ASSP-32, no. 1, pp. 34–41, Feb. 1984.