Efficient Complexity Reduction Technique for Parallel FIR Digital Filter based on Fast FIR Algorithm
|
10.5120/8759-2673 |
J Selvakumar and Vidhyacharan Bhaskar. Article: Efficient Complexity Reduction Technique for Parallel FIR Digital Filter based on Fast FIR Algorithm. International Journal of Computer Applications 55(6):18-24, October 2012. Full text available. BibTeX
@article{key:article,
author = {J. Selvakumar and Vidhyacharan Bhaskar},
title = {Article: Efficient Complexity Reduction Technique for Parallel FIR Digital Filter based on Fast FIR Algorithm},
journal = {International Journal of Computer Applications},
year = {2012},
volume = {55},
number = {6},
pages = {18-24},
month = {October},
note = {Full text available}
}
Abstract
The objective of the paper is to reduce the hardware complexity of higher order FIR filter with symmetric coefficients. The aim is to design an efficient Fast Finite-Impulse Response (FIR) Algorithms (FFAs) for parallel FIR filter structure, with a constrain that the filter tap must be multiple of 2. In our work we have briefly discussed for L=4 parallel implementation. The parallel FIR filter structure based on proposed FFA technique has been implemented based on carry save and ripple carry adder for further optimization. The reduction in silicon area complexity is achieved by eliminating the bulky multiplier with an adder namely ripple carry and carry save adder. For an example, a 6-parallel 1024-tap filter, the proposed structure saves 14 multiplier at the expanse of 10 adders, whereas for a six-parallel 512-tap filter, the proposed structure saves 108 multiplier at the expense of 10 adders still. Overall, the proposed parallel FIR structures can lead to significant hardware savings for symmetric coefficients from the existing FFA parallel FIR filter, especially when the length of the filter is very large.
References
- D. A. Parker and K. K. Parhi, "Low-area/power parallel FIR Digital Filter implementations," Journal of VLSI Signal Processing Systems, vol. 17, no. 1, pp. 75–92, 1997.
- Yu-Chi Tsao and Ken Choi, "Area-Efficient parallel FIR Digital Filter Structures for Symmetric Convolutions based on Fast FIR Algorithm", IEEE Transactions on VLSI Systems, vol. 20, no. 2, pp. 366-370, Feb. 2012.
- J. G. Chung and K. K. Parhi, "Frequency-spectrum-based low- area low-power parallel FIR Filter Design," EURASIP Journal of Applied Signal Processing, vol. 2002, no. 9, pp. 444–453, 2002.
- K. K. Parhi, VLSI Digital Signal Processing Systems: Design and Implementation, New York: Wiley, 1999.
- Z. -J. Mou and P. Duhamel, "Short-length FIR filters and their use in fast non-recursive filtering," IEEE Transactions on Signal Processing, vol. 39, no. 6, pp. 1322–1332, Jun. 1991.
- J. I. Acha, "Computational Structures for Fast Implementation of L-path and L-block digital filters," IEEE Transactions on Circuit and Systems, vol. 36, no. 6, pp. 805–812, Jun. 1989.
- C. Cheng and K. K. Parhi, "Hardware Efficient Fast Parallel FIR Filter structures based on iterated short convolution," IEEE Transactions on Circuits Systems I, Regular Papers, vol. 51, no. 8, pp. 1492–1500, Aug. 2004.
- C. Cheng and K. K. Parhi, "Further complexity reduction of Parallel FIR filters," in Proceedings of IEEE International Symposium on Circuits And Systems (ISCAS 2005), Kobe, Japan, May 2005.
- C. Cheng and K. K. Parhi, "Low-cost Parallel FIR Structures With 2-stage parallelism," IEEE Transactions on Circuits Systems I Regular Papers, vol. 54, no. 2, pp. 280–290, Feb. 2007.
- I. -S. Lin and S. K. Mitra, "Overlapped Block Digital Filtering," IEEE Transactions on Circuits & Systems II, Analog Digital Signal Processing, vol. 43, no. 8, pp. 586– 596, Aug. 1996.
- J. Selvakumar, Vidhyacharan Bhaskar, S. Narendran, "FPGA Based Efficient Fast FIR Algorithm for Higher Order Digital FIR Filter," Proceedings of International Symposium on Electronics Design (ISED), Kolkata, India, Dec. 2012.